Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

54AC373F Scheda tecnica(PDF) 2 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Il numero della parte 54AC373F
Spiegazioni elettronici  Octal Transparent Latch with TRI-STATE Outputs
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  NSC [National Semiconductor (TI)]
Homepage  http://www.national.com
Logo NSC - National Semiconductor (TI)

54AC373F Scheda tecnica(HTML) 2 Page - National Semiconductor (TI)

  54AC373F Datasheet HTML 1Page - National Semiconductor (TI) 54AC373F Datasheet HTML 2Page - National Semiconductor (TI) 54AC373F Datasheet HTML 3Page - National Semiconductor (TI) 54AC373F Datasheet HTML 4Page - National Semiconductor (TI) 54AC373F Datasheet HTML 5Page - National Semiconductor (TI) 54AC373F Datasheet HTML 6Page - National Semiconductor (TI) 54AC373F Datasheet HTML 7Page - National Semiconductor (TI) 54AC373F Datasheet HTML 8Page - National Semiconductor (TI) 54AC373F Datasheet HTML 9Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 10 page
background image
Connection Diagrams
Functional Description
The ’AC/’ACT373 contains eight D-type latches with
TRI-STATE standard outputs. When the Latch Enable (LE)
input is HIGH, data on the D
n inputs enters the latches. In
this condition the latches are transparent, i.e., a latch output
will change state each time its D input changes. When LE is
LOW, the latches store the information that was present on
the D inputs a setup time preceding the HIGH-to-LOW tran-
sition of LE. The TRI-STATE standard outputs are controlled
by the Output Enable (OE) input. When OE is LOW, the stan-
dard outputs are in the 2-state mode. When OE is HIGH, the
standard outputs are in the high impedance mode but this
does not interfere with entering new data into the latches.
Truth Table
Inputs
Outputs
LE
OE
D
n
O
n
XHX
Z
HL
L
L
HLH
H
LL
X
O
0
H = HIGH Voltage Level
L = LOW Voltage Level
Z = High Impedance
X = Immaterial
O0 = Previous O0 before HIGH to Low transition of Latch Enable
Pin Assignment for DIP
and Flatpak
DS100329-3
Pin Assignment for LCC
DS100329-4
www.national.com
2



Html Pages

1 2 3 4 5 6 7 8 9 10


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com