TAS5731MPHPR datasheet(46/81 Pages) TI1

46 / 81 page

TAS5731M

SLOS838C – JULY 2013 – REVISED AUGUST 2015

www.ti.com

9.6.1 Clock Control Register (0x00)

The clocks and data rates are automatically determined by the TAS5731M. The clock control register contains

the auto-detected clock status. Bits D7–D5 reflect the sample rate. Bits D4–D2 reflect the MCLK frequency. The

device accepts a 64 fS or 32 fS SCLK rate for all MCLK ratios, but accepts a 48 fS SCLK rate for MCLK ratios of

192 fS and 384 fS only.

Table 4. Clock Control Register (0x00)

FUNCTION

–

fS = 32-kHz sample rate

–

Reserved(1)

–

Reserved(1)

–

fS = 44.1/48-kHz sample rate

(2)

–

fS = 16-kHz sample rate

–

fS = 22.05/24-kHz sample rate

–

fS = 8-kHz sample rate

–

fS = 11.025/12-kHz sample rate

–

MCLK frequency = 64 × fS

(3)

–

MCLK frequency = 128 × fS

(3)

–

MCLK frequency = 192 × fS

(4)

–

MCLK frequency = 256 × fS

(2) (5)

–

MCLK frequency = 384 × fS

–

MCLK frequency = 512 × fS

–

Reserved(1)

–

Reserved(1)

–

Reserved(1) (2)

–

Reserved(1) (2)

(1)

Reserved registers must not be accessed.

(2)

Default values are in bold.

(3)

Only available for 44.1-kHz and 48-kHz rates

(4)

Rate only available for 32/44.1/48-kHz sample rates

(5)

Not available at 8 kHz

9.6.2 Device ID Register (0x01)

The device ID register contains the ID code for the firmware revision.

Table 5. General Status Register (0x01)

FUNCTION

Identification code

Submit Documentation Feedback

Product Folder Links: TAS5731M

TAS5731MPHPR Scheda tecnica(PDF) 46 Page - Texas Instruments

TAS5731MPHPR Scheda tecnica(HTML) 46 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

Scheda tecnica Scarica

Link URL