Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

SIO1007 Scheda tecnica(PDF) 101 Page - Microchip Technology

Il numero della parte SIO1007
Spiegazioni elettronici  LPC Super I/O LPC IrDA Hot Docking Chip with UART
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  MICROCHIP [Microchip Technology]
Homepage  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

SIO1007 Scheda tecnica(HTML) 101 Page - Microchip Technology

Back Button SIO1007 Datasheet HTML 97Page - Microchip Technology SIO1007 Datasheet HTML 98Page - Microchip Technology SIO1007 Datasheet HTML 99Page - Microchip Technology SIO1007 Datasheet HTML 100Page - Microchip Technology SIO1007 Datasheet HTML 101Page - Microchip Technology SIO1007 Datasheet HTML 102Page - Microchip Technology SIO1007 Datasheet HTML 103Page - Microchip Technology SIO1007 Datasheet HTML 104Page - Microchip Technology SIO1007 Datasheet HTML 105Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 101 / 108 page
background image
 2005 - 2015 Microchip Technology Inc.
DS00002020A-page 101
SIO1007
21.3
Setup of XNOR Chain
Warning: Ensure power supply is off during setup.
1.
Connect VSS pins to ground.
2.
Connect VCC pins and VTR pin to VCC (3.3V).
3.
Connect an oscilloscope, voltmeter, or other measurement device to the nIO_PME pin.
4.
All other pins should be tied to ground.
21.4
Testing Procedure
1.
Turn power on.
2.
With LAD0 pin and nLFRAME pin, low, bring nPCI_RESET pin high. The chip is now in XNOR chain test mode.
At this point, all inputs to the first XNOR chain are low. The output, on nIO_PME (pin 17), should also be low.
Refer to INITIAL CONFIG on Table 21-1.
3.
Bring pin 64 high. The output on the nIO_PME pin should go high. Refer to STEP ONE on Table 21-1.
4.
In descending pin order, bring each input high. The output should switch states each time an input is toggled.
Continue until all inputs are high. The output on nIO_PME should now be low. Refer to END CONFIG on
Table 21-1.
5.
The current state of the chip is now represented by INITIAL CONFIG in Table 21-2.
6.
Each input should now be brought low, starting at pin one and continuing in ascending order. Continue until all
inputs are low. The nIO_PME output should now be low. Refer to Table 21-2.
7.
To exit test mode, tie LAD0 (pin 20) OR nLFRAME (pin 24) high, and toggle nPCI_RESET from a low to a high
state.An odd number of inputs (all grounded) yield a logic high on the chain output pin. If all the inputs are held
high the value on the chain output should be low.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com