L9959 datasheet(9/49 Pages) STMICROELECTRONICS

9 / 49 page

DocID027540 Rev 2

9/49

L9959

Pins description

9CF

Current Proportional Feedback output:

The CF pin provides in conjunction with an external resistor an output current, which is

proportional to the H-Bridge current.

/ABE

Bidirectional Ability/Enable Pin:

Open-Drain Output, which is pulled low in case of VDD over- and under-voltage. If the input

is pulled to low, all output stages are switched off.

GNDABE

Sense Ground for VDD monitoring

AGND

Device Ground. (Connected to Exposed PAD)

VDD

VDD Supply: 5 V Supply

Power supply voltage for power stage outputs (external reverse protection required)

DIS

Disable input:

DIS switches OUT1 and OUT2 to tristate.

DIR

Direction input:

The DIR pin controls the switch direction of OUT1 and OUT2.

PWM

PWM input:

The PWM input switches OUT1 and OUT2.

OUT2

Bridge output 1 and 2:

The bridge outputs are built of a high-side p-channel and a low-side N-channel transistor.

AGND

Exposed Pad:

Connected to AGND.

Table 2. L9959S PSSO24 pin-out (continued)

Symbol

Function

Table 3. L9959T (Two H-Bridge drivers in one package) PSSO36 pin-out

Symbol

Function

PGND1(1)

Ground:

Important: For the capability of driving the full current at the outputs, all ground pins must be

externally connected.

OUT11

Bridge output 11, 12, 21, and 22:

The bridge outputs are built of a high-side p-channel and a low-side N-channel transistor.

The bridge outputs of chip 1 are OUT11 and OUT12, of chip 2 OUT21 and OUT22.

SCK1

Serial clock input:

This input controls the internal shift register of the SPI.

SCK1 belongs to chip 1 and SCK2 to chip 2.

SS1

Slave Select input:

The serial data transfer between the device and the micro controller is enabled by pulling

the input SS to low level.

SS1 belongs to chip 1 and SS2 to chip 2.

SI1

Slave in (Serial data input):

The input receives serial data from the microcontroller.

SI1 belongs to chip 1 and SI2 to chip 2.

SO1

Slave Out (Serial data output):

The diagnosis data is available via the SPI through this tristate-output.

SO1 belongs to chip 1 and SO2 to chip 2.

L9959 Scheda tecnica(PDF) 9 Page - STMicroelectronics

L9959 Scheda tecnica(HTML) 9 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

Scheda tecnica Scarica

Link URL