LNBH26LS datasheet(21/33 Pages) STMICROELECTRONICS

21 / 33 page

LNBH26LS

I²C interface protocol

DocID025504 Rev 1

21/33

7.3

Data registers

The DATA 1..4 registers can be addressed both to write and read mode. In read mode they

return the last writing byte status received in the previous write transmission.

The following tables provide the register address values of DATA 1..4 and a function

description of each bit.

Table 6: DATA 1 (read/write register. Register address = 0X2)

Bit

Name

Value

Description

Bit 0

(LSb)

VSEL1-

0/1

Channel A

output voltage selection bits.

(Refer to Table 13: "Output voltage selection table (data1

Bit 1

VSEL2-

0/1

Bit 2

VSEL3-

0/1

Bit 3

VSEL4-

0/1

Bit 4

VSEL1-

0/1

Channel B

output voltage selection bits.

(Refer to Table 13: "Output voltage selection table (data1

Bit 5

VSEL2-

0/1

Bit 6

VSEL3-

0/1

Bit 7

(MSb)

VSEL4-

0/1

N/A = reserved bit.

All bits reset to “0” at power-on.

Table 7: DATA 2 (read/write register. Register address = 0X3)

Bit

Name

Value

Description

Bit 0

(LSb)

TEN A

22 kHz tone enabled. Tone output controlled by the DSQIN

22 kHz tone output disabled

Bit 1

N/A

Reserved. Keep to “0”.

Bit 2

EXTM-

DSQIN input pin is set to receive external 22 kHz TTL signal

source

DSQIN input pin is set to receive external DiSEqC envelope

TTL signal

Bit 3

N/A

Reserved. Keep to “0”.

Bit 4

TEN-B

22 kHz tone enabled. Tone output controlled by the DSQIN

22 kHz tone output disabled

Bit 5

N/A

Reserved. Keep to

“0”.

Bit 6

EXTM-

DSQIN input pin is set to receive external 22 kHz TTL signal

source

LNBH26LS Scheda tecnica(PDF) 21 Page - STMicroelectronics

LNBH26LS Scheda tecnica(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33

Scheda tecnica Scarica

Link URL