M24C16-DRMN3TP datasheet(11/37 Pages) STMICROELECTRONICS

11 / 37 page

DocID025622 Rev 5

11/37

M24C16-A125

Device operation

3.5

Device addressing

To start communication between the bus master and the slave device, the bus master must

initiate a Start condition. Following this, the bus master sends the device select code, as

shown in Table 2 (on Serial Data (SDA), most significant bit first).

The 8th bit is the Read/Write bit (RW). This bit is set to 1 for Read and 0 for Write operations.

If a match occurs on the device select code, the corresponding memory device gives an

acknowledgment on Serial Data (SDA) during the 9th bit time. If the memory device does not

match the device select code, it deselects itself from the bus, and goes into Standby mode.

Note:

A: significant address bit.

X: bit is Don’t Care.

Table 2. Device select code

Device type identifier (1)

1. The most significant bit, b7, is sent first.

Chip Enable address

When accessing the

memory

1010

A10

When accessing the

identification page

1011

Table 3. Significant address bits

Memory

(Device type identifier = 1010b)

Identification page

(Device type identifier = 1011b)

Random

Address Read

Write

Read

Identification

page

Write

Identification

page

Lock

Identification

page

Read lock status

b3 (1)

A10

XXX

see Section 4.2.5

b2 (1)

b1 (1)

1. Address bits defined inside the DeviceSelect code (see Table 2).

M24C16-DRMN3TP Scheda tecnica(PDF) 11 Page - STMicroelectronics

M24C16-DRMN3TP Scheda tecnica(HTML) 11 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

Scheda tecnica Scarica

Link URL