Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

C164CM Scheda tecnica(PDF) 9 Page - Infineon Technologies AG

Il numero della parte C164CM
Spiegazioni elettronici  16-Bit Single-Chip Microcontrol ler
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  INFINEON [Infineon Technologies AG]
Homepage  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

C164CM Scheda tecnica(HTML) 9 Page - Infineon Technologies AG

Back Button C164CM Datasheet HTML 5Page - Infineon Technologies AG C164CM Datasheet HTML 6Page - Infineon Technologies AG C164CM Datasheet HTML 7Page - Infineon Technologies AG C164CM Datasheet HTML 8Page - Infineon Technologies AG C164CM Datasheet HTML 9Page - Infineon Technologies AG C164CM Datasheet HTML 10Page - Infineon Technologies AG C164CM Datasheet HTML 11Page - Infineon Technologies AG C164CM Datasheet HTML 12Page - Infineon Technologies AG C164CM Datasheet HTML 13Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 68 page
background image
C164CM
C164SM
Data Sheet
5
V1.0, 2001-05
Table 2
Pin Definitions and Functions
Symbol Pin
No.
Input
Outp.
Function
PORT0
P0H.7
P0H.6
P0H.5
P0H.4
P0H.3
P0H.2
P0H.1
P0H.0
P0L.7
P0L.6
P0L.5
P0L.4
P0L.3
P0L.2
P0L.1
P0L.0
8
9
10
11
12
13
14
15
18
19
20
21
22
23
24
25
IO
(I)/O
I/O
(I)/O
I/O
(I)/O
I/O
(I)/O
I/O
(I)/O
O
(I)/O
(I)/O
(I)/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
PORT0 consists of the two 8-bit bidirectional I/O ports P0L
and P0H. It is bit-wise programmable for input or output via
direction bits. For a pin configured as input, the output driver
is put into high-impedance state.
In case of an external bus configuration, PORT0 serves as
the address (A) and address/data (AD) bus in multiplexed
bus modes.
A(D)15
Most Significant Address(/Data) Line
SCLK
SSC Master Clock Output / Slave Clock Input.
A(D)14
Address(/Data) Line
MTSR
SSC Master-Transmit/Slave-Receive Outp./Inp.
A(D)13
Address(/Data) Line
MRST
SSC Master-Receive/Slave-Transmit Inp./Outp.
A(D)12
Address(/Data) Line
RxD0
ASC0 Data Input (Async.) or Inp./Outp. (Sync.)
A(D)11
Address(/Data) Line
TxD0
ASC0 Clock/Data Output (Async./Sync.)
A(D)10
Address(/Data) Line
A(D)9
Address(/Data) Line
A(D)8
Address(/Data) Line
AD7
Address/Data Line
AD6
Address/Data Line
AD5
Address/Data Line
AD4
Address/Data Line
AD3
Address/Data Line
AD2
Address/Data Line
AD1
Address/Data Line
AD0
Least Significant Address/Data Line
NMI
26
I
Non-Maskable Interrupt Input. A high to low transition at this
pin causes the CPU to vector to the NMI trap routine. When
the PWRDN (power down) instruction is executed, the NMI
pin must be low in order to force the C164CM into power
down mode. If NMI is high, when PWRDN is executed, the
part will continue to run in normal mode.
If not used, pin NMI should be pulled high externally.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com