| Motore di ricerca datesheet componenti elettronici |
|
TUSB4041IPAP Scheda tecnica(PDF) 26 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TUSB4041IPAP Scheda tecnica(HTML) 26 Page - Texas Instruments |
|
26 / 44 page ![]() TUSB4041I SLLSEK3B – JULY 2015 – REVISED DECEMBER 2015 www.ti.com 8.5.22 Additional Feature Configuration Register Offset = F0h Figure 23. Additional Feature Configuration Register 7 6 5 4 3 2 1 0 RSVD stsOutputEn pwronTime RSVD R-0 R/RW-0 R/W-0 R/W-0 Table 24. Additional Feature Configuration Register Field Descriptions Bit Field Type Reset Description Reserved 7:5 RSVD R 0 Read only, returns 0 when read. 4 RSVD R/RW 0 Reserved. Power-on delay time When OTP ROM pwronTime field is all 0, this field sets the delay time from the removal disable of PWRCTL to the enable of PWRCTL when transitioning battery charging modes. For example, when disabling the power on a transition from a 3:1 pwronTime RW 0 custom charging mode to dedicated charging port mode. The nominal timing is defined as follows: TPWRON_EN = (pwronTime + 1) x 200 ms (1) This field may be overwritten by EEPROM contents or by an SMBus host. 0 RSVD RW 0 Reserved 8.5.23 Device Status and Command Register Offset = F8h Figure 24. Device Status and Command Register 7 6 5 4 3 2 1 0 RSVD smbusRst cfgActive R-0 W1S-0 W1C-0 Table 25. Device Status and Command Register Field Descriptions Bit Field Type Reset Description Reserved 7:2 RSVD R 0 Read only, returns 0 when read SMBus interface reset This bit loads the registers back to their GRSTz values. 6 smbusRst W1S 0 This bit is set by writing a 1 and is cleared by hardware on completion of the reset. A write of 0 has no effect. Configuration active This bit indicates that configuration of the TUSB4041I device is currently active. The bit is set by hardware when the device enters the I2C or SMBus mode. The 5 cfgActive W1C 0 TUSB4041I device does not connect on the upstream port while this bit is 1. When in the SMBus mode, this bit must be cleared by the SMBus host to exit the configuration mode and allow the upstream port to connect. The bit is cleared by a writing 1. A write of 0 has no effect. 26 Submit Documentation Feedback Copyright © 2015, Texas Instruments Incorporated Product Folder Links: TUSB4041I |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |