Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

Preview PDF HTML

TUSB8041RGCT Scheda tecnica(PDF) 27 Page - Texas Instruments

Click here to check the latest version.
Il numero della parte TUSB8041RGCT
Spiegazioni elettronici  Four-Port USB 3.0 Hub
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI1 [Texas Instruments]
Homepage  http://www.ti.com
Logo TI1 - Texas Instruments

TUSB8041RGCT Scheda tecnica(HTML) 27 Page - Texas Instruments

Back Button TUSB8041RGCT Datasheet HTML 23Page - Texas Instruments TUSB8041RGCT Datasheet HTML 24Page - Texas Instruments TUSB8041RGCT Datasheet HTML 25Page - Texas Instruments TUSB8041RGCT Datasheet HTML 26Page - Texas Instruments TUSB8041RGCT Datasheet HTML 27Page - Texas Instruments TUSB8041RGCT Datasheet HTML 28Page - Texas Instruments TUSB8041RGCT Datasheet HTML 29Page - Texas Instruments TUSB8041RGCT Datasheet HTML 30Page - Texas Instruments TUSB8041RGCT Datasheet HTML 31Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 48 page
background image
TUSB8041
www.ti.com
SLLSEE4D – JUNE 2014 – REVISED JANUARY 2016
8.5.23 Device Status and Command Register
Table 46. Register Offset F8h
Bit No.
7
6
5
4
3
2
1
0
Reset State
0
0
0
0
0
0
0
0
Table 47. Bit Descriptions – Device Status and Command Register
Bit
Field Name
Access
Description
7:2
RSVD
RO
Reserved. Read only, returns 0 when read.
SMBus interface reset. This bit loads the registers back to their GRSTz
values.
1
smbusRst
RSU
This bit is set by writing a 1 and is cleared by hardware on completion of
the reset. A write of 0 has no effect.
Configuration active. This bit indicates that configuration of the
TUSB8041 is currently active. The bit is set by hardware when the
device enters the I2C or SMBus mode. The TUSB8041 shall not connect
on the upstream port while this bit is 1.
0
cfgActive
RCU
When in the SMBus mode, this bit must be cleared by the SMBus host in
order to exit the configuration mode and allow the upstream port to
connect.
The bit is cleared by a writing 1. A write of 0 has no effect.
Copyright © 2014–2016, Texas Instruments Incorporated
Submit Documentation Feedback
27



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com