| Motore di ricerca datesheet componenti elettronici |
|
PEF2256 Scheda tecnica(PDF) 51 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
PEF2256 Scheda tecnica(HTML) 51 Page - Infineon Technologies AG |
|
51 / 518 page ![]() FALC ®56 PEF 2256 H/E Functional Description E1/T1/J1 User’s Manual 51 DS1.1, 2003-10-23 Hardware Description 3.3 Functional Blocks 3.3.1 Microprocessor Interface The communication between the CPU and the FALC ®56 is done using a set of directly accessible registers. The interface can be configured as Intel or Motorola type with a selectable data bus width of 8 or 16 bits. The CPU transfers HDLC data to and from the FALC ®56 (through 64-byte deep FIFOs per direction), sets the operating modes, controls function sequences, and gets status information by writing or reading control and status registers. All accesses can be done as byte or word accesses if enabled. If 16-bit bus width is selected, access to lower/upper part of the data bus is determined by address line A0 and signal BHE/BLE as shown in Table 6 and Table 7. Table 8 shows how the ALE (Address Latch Enable) line is used to control the bus structure and interface type. The switching of ALE allows the FALC ®56 to be directly connected to a multiplexed address/data bus. 3.3.1.1 Mixed Byte/Word Access to the FIFOs Reading from or writing to the internal FIFOs (RFIFO and XFIFO) can be done using a 8-bit (byte) or 16-bit (word) access depending on the selected bus interface mode. Randomly mixed byte/word access to the FIFOs is allowed without any restrictions. Table 6 Data Bus Access (16-Bit Intel Mode) BHE A0 Register Access FALC ®56 Data Pins Used 0 0 FIFO word access Register word access (even addresses) D(15:0) 0 1 Register byte access (odd addresses) D(15:8) 1 0 Register byte access (even addresses) D(7:0) 1 1 No transfer performed None Table 7 Data Bus Access (16-Bit Motorola Mode) BLE A0 Register Access FALC ®56 Data Pins Used 0 0 FIFO word access Register word access (even addresses) D(15:0) 0 1 Register byte access (odd addresses) D(7:0) 1 0 Register byte access (even addresses) D(15:8) 1 1 No transfer performed None |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |