Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

ISD2540 Scheda tecnica(PDF) 9 Page - Winbond

Il numero della parte ISD2540
Spiegazioni elettronici  SINGLE-CHIP, MULTIPLE-MESSAGES, VOICE RECORD/PLAYBACK DEVICE 32-, 40-, 48-, AND 64-SECOND DURATION
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  WINBOND [Winbond]
Homepage  http://www.winbond.com
Logo WINBOND - Winbond

ISD2540 Scheda tecnica(HTML) 9 Page - Winbond

Back Button ISD2540 Datasheet HTML 5Page - Winbond ISD2540 Datasheet HTML 6Page - Winbond ISD2540 Datasheet HTML 7Page - Winbond ISD2540 Datasheet HTML 8Page - Winbond ISD2540 Datasheet HTML 9Page - Winbond ISD2540 Datasheet HTML 10Page - Winbond ISD2540 Datasheet HTML 11Page - Winbond ISD2540 Datasheet HTML 12Page - Winbond ISD2540 Datasheet HTML 13Page - Winbond Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 42 page
background image
ISD2532/40/48/64
PIN NO.
PIN NAME
SOIC/
PDIP
TSOP
FUNCTION
XCLK
26
5
External Clock: The external clock input has an internal pull-down
device. The device is configured at the factory with an internal
sampling clock frequency centered to
±1 percent of specification.
The frequency is then maintained to a variation of
±2.25 percent
over the entire commercial temperature and operating voltage
ranges. If greater precision is required, the device can be clocked
through the XCLK pin as follows:
Part Number
Sample Rate
Required Clock
ISD2532
8.0 kHz
1024 kHz
ISD2540
6.4 kHz
819.2 kHz
ISD2548
5.3 kHz
682.7 kHz
ISD2564
4.0 kHz
512 kHz
These recommended clock rates should not be varied because the
antialiasing and smoothing filters are fixed, and aliasing problems
can occur if the sample rate differs from the one recommended.
The duty cycle on the input clock is not critical, as the clock is
immediately divided by two. If the XCLK is not used, this input
must be connected to ground.
P/ R
27
6
Playback/Record: The P/ R input pin is latched by the falling edge
of the CE pin. A HIGH level selects a playback cycle while a LOW
level selects a record cycle. For a record cycle, the address pins
provide the starting address and recording continues until PD or
CE
is pulled HIGH or an overflow is detected (i.e. the chip is full).
When a record cycle is terminated by pulling PD or CE HIGH,
then End-Of-Message ( EOM ) marker is stored at the current
address in memory. For a playback cycle, the address inputs
provide the starting address and the device will play until an EOM
marker is encountered. The device can continue to pass an EOM
marker if CE is held LOW in address mode, or in an Operational
Mode. (See Operational Modes section)
Publication Release Date: June 2003
- 9 -
Revision 1.0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com