| Motore di ricerca datesheet componenti elettronici |
|
CS5530 Scheda tecnica(PDF) 209 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
CS5530 Scheda tecnica(HTML) 209 Page - National Semiconductor (TI) |
|
209 / 241 page ![]() Revision 4.1 209 www.national.com Register Descriptions (Continued) I/O Port 009h (WO) Software DMA Request Register, Channels 3:0 7:3 Reserved: Set to 0. 2 Request Type: 0= Reset; 1= Set. 1:0 Channel Number Request Select: 00 = Channel 0; 01 = Channel 1; 10 = Channel 2; 11 = Channel 3. I/O Port 00Ah (R/W) DMA Channel Mask Register, Channels 3:0 7:3 Reserved: Set to 0. 2 Channel Mask: 0 = Not masked; 1 = Masked 1:0 Channel Number Mask Select: 00 = Channel 0; 01 = Channel 1; 10 = Channel 2; 11 = Channel 3 I/O Port 00Bh (WO) DMA Channel Mode Register, Channels 3:0 7:6 Transfer Mode: 00 = Demand; 01 = Single; 10 = Block; 11 = Cascade. 5 Address Direction: 0 = Increment; 1 = Decrement. 4 Auto-initialize: 0 = Disable; 1 = Enable. 3:2 Transfer Type: 00 = Verify; 01 = Memory read; 10 = Memory write; 11 = Reserved. 1:0 Channel Number Mode Select: 00 = Channel 0; 01 = Channel 1; 10 = Channel 2; 11 = Channel 3. I/O Port 00Ch (WO) DMA Clear Byte Pointer Command, Channels 3:0 I/O Port 00Dh (WO) DMA Master Clear Command, Channels 3:0 I/O Port 00Eh (WO) DMA Clear Mask Register Command, Channels 3:0 I/O Port 00Fh (WO) DMA Write Mask Register Command, Channels 3:0 I/O Port 0C0h (R/W) DMA Channel 4 Address Register Not used. I/O Port 0C2h (R/W) DMA Channel 4 Transfer Count Register Not used. I/O Port 0C4h (R/W) DMA Channel 5 Address Register Memory address bytes 1 and 0. I/O Port 0C6h (R/W) DMA Channel 5 Transfer Count Register Transfer count bytes 1 and 0 I/O Port 0C8h (R/W) DMA Channel 6 Address Register Memory address bytes 1 and 0. I/O Port 0CAh (R/W) DMA Channel 6 Transfer Count Register Transfer count bytes 1 and 0. I/O Port 0CCh (R/W) DMA Channel 7 Address Register Memory address bytes 1 and 0. I/O Port 0CEh (R/W) DMA Channel 7 Transfer Count Register Transfer count bytes 1 and 0. Table 4-25. DMA Channel Control Registers (Continued) Bit Description |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |