| Motore di ricerca datesheet componenti elettronici |
|
CS9210 Scheda tecnica(PDF) 23 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
CS9210 Scheda tecnica(HTML) 23 Page - National Semiconductor (TI) |
|
23 / 39 page ![]() Revision 3.2 23 www.national.com Functional Description (Continued) 3.9.2 Addressing the Dithering Memories As described in a previous section, the least significant four bits of each color component intensity value are used to select a 4x4 dithering pattern. In other words, there are 16 different 16-bit dithering patterns for each color compo- nent (red, green, and blue). This requires one 256x1-bit memory for each color component. The address to one of these dithering pattern memories is then eight bits in length. The bit address for dithering memory is defined as the concatenation of: 1) the least significant two bits of the display screen horizontal position pixel count 2) the least significant two bits of the display screen vertical position pixel count 3) the least significant four bits of the input intensity value This concatenation is as shown below: Eight bits are written at a time across the CS9210 serial interface into the dither memory. The bit at bit address off- set 0 (dither memory bit Address[2:0] = 0) is the first bit of the byte sent across the serial interface. The first bit is the one marked "Data[7]" in Figure 3-4, which describes the serial interface write protocol. The red, green, and blue dither memories can be pro- grammed individually, or all at once. Writing to all three dither memories at the same time means that the dither- ing patterns are the same for each of the three color com- ponents At any given time, only one of the three dither memories, red, green, or blue, is mapped into the serial interface address range as shown in Table 4-4, Index 80h. The Control Register selects which dither memory, red, green, or blue, is selected for read and writing. The 8-bit address presented on the serial interface is formed by adding the base address of the dither memory address space from Index 80h to dither memory bit Address[7:3]. Dithering Memory Bit Address[7:0] = {X-Count[1:0], Y-Count[1:0], Intensity[3:0]} |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |