DP83256 datasheet(123/144 Pages) NSC

Il numero della parte	DP83256

Spiegazioni elettronici	PLAYERa??Device (FDDI Physical Layer Controller)

PDF	144 Pages

Scroll/Zoom	100%

Produttore elettronici	NSC [National Semiconductor (TI)]

Homepage	http://www.national.com

Logo

123 / 144 page

70 Electrical Characteristics (Continued)

AC Characteristics for the PMD Interface Inputs (ANSI Specifications)

The following input signals are covered PMD Indicate Data (PMID) Receive Data In (RXD

IN) Receive Clock In (RXC

IN)

Note

The Alternate PMD Interface is only available on the 160 pin DP83257 PLAYERa Device and the 100 pin DP83256-AP Device The Transmit Clock is

enabled by the CGMREGTXCE bit The rest of the Alternate PMD Interface is enabled by the APMDREGAPMDEN bit

All comments in square brackets are section references to the ANSI documents where these specifications can be found

Symbol

Parameter

Conditions

Min

Typ

Max

Units

T53

CRM Window Recognition Region

PMD E2

(PMID Inputs)

T54

PMID Receive Clock Tolerance

PHY 524

100

ppm

(Lock Acquisition Range)

T55

Receive Clock Acquisition Time

From 1st Data

100

and SD Active

PHY 526

T56

Receive Clock Acquisition Time

From Line State

Change

PHY 526

TLF11708 – 54

TLF11708 – 55

FIGURE 7-13 Alternate PMD Input Timing DiagramsANSI Specifications

123

DP83256 Scheda tecnica(PDF) 123 Page - National Semiconductor (TI)

DP83256 Scheda tecnica(HTML) 123 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL