Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD9956/PCB Scheda tecnica(PDF) 4 Page - Analog Devices

Il numero della parte AD9956/PCB
Spiegazioni elettronici  2.7 GHz DDS-Based AgileRF
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD9956/PCB Scheda tecnica(HTML) 4 Page - Analog Devices

  AD9956/PCB Datasheet HTML 1Page - Analog Devices AD9956/PCB Datasheet HTML 2Page - Analog Devices AD9956/PCB Datasheet HTML 3Page - Analog Devices AD9956/PCB Datasheet HTML 4Page - Analog Devices AD9956/PCB Datasheet HTML 5Page - Analog Devices AD9956/PCB Datasheet HTML 6Page - Analog Devices AD9956/PCB Datasheet HTML 7Page - Analog Devices AD9956/PCB Datasheet HTML 8Page - Analog Devices AD9956/PCB Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 32 page
background image
AD9956
Rev. 0 | Page 4 of 32
SPECIFICATIONS
AVDD = DVDD = 1.8 V ± 5%; DVDD_I/O = CP_VDD = 3.3 V ± 5% (@ TA = 25°C) DAC_RSET = 3.92 kΩ, CP_RSET = 3.09 kΩ,
DRV_RSET = 4.02 kΩ, unless otherwise noted.
Table 1.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
RF DIVIDER (REFCLK ) INPUT SECTION (÷R)
RF Divider Input Range
1
2700
MHz
DDS SYSCLK not to exceed
400 MSPS
Input Capacitance (DC)
3
pF
Input Impedance (DC)
1500
Input Duty Cycle
42
50
58
%
Input Power/Sensitivity
−10
+4
dBm
Single-ended, into a 50 Ω load1
Input Voltage Level
350
1000
mV p-p
PHASE FREQUENCY DETECTOR/CHARGE PUMP
PLLREF Input
Input Frequency2
÷M Set to Divide by at Least 4
655
MHz
÷M Bypassed
200
MHz
Input Voltage Levels
200
450
600
mV p-p
Input Capacitance
10
pF
Input Resistance
1500
PLLOSC Input
Input Frequency
÷N Set to Divide by at Least 4
655
MHz
÷N Bypassed
200
MHz
Input Voltage Levels
200
450
600
mV p-p
Input Capacitance
10
pF
Input Resistance
1500
Charge Pump Source/Sink Maximum Current
4
mA
Charge Pump Source/Sink Accuracy
−15
+5
%
Charge Pump Source/Sink Matching
−5
+5
%
Charge Pump Output Compliance Range3
0.5
CP_VDD − 0.5
V
PLL_LOCK Drive Strength
2
mA
PHASE FREQUENCY DETECTOR NOISE FLOOR
@ 50 kHz PFD Frequency
149
dBc/Hz
@ 2 MHz PFD Frequency
133
dBc/Hz
@ 100 MHz PFD Frequency
116
dBc/Hz
@ 200 MHz PFD Frequency
113
dBc/Hz
CML OUTPUT DRIVER (DRV)
Differential Output Voltage Swing4
720
mV
50 Ω load to supply, both lines
Maximum Toggle Rate
655
MHz
Common-Mode Output Voltage
1.75
V
Output Duty Cycle
42
50
58
%
Output Current
Continuous5
7.2
mA
Rising Edge Surge
20.9
mA
Falling Edge Surge
13.5
mA
Output Rise Time
250
ps
100 Ω terminated, 5 pF load



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com