LM93 datasheet(51/92 Pages) NSC

51 / 92 page

16.0 Registers (Continued)

16.5.7 Register 4Eh

H_GPI Error Status

Address

Read/

Write

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Default

Value

4Eh

RWC

H_GPI

Error Status

GPI7

_ERR

GPI6

_ERR

GPI5

_ERR

GPI4

_ERR

GPI3

_ERR

GPI2

_ERR

GPI1

_ERR

GPI0

_ERR

00h

Bit

Name

R/W

Description

Sleep

Masking

GPI0_ERR

RWC This bit is set whenever GPIO0 is driven low (unless masked via the GPI

Error Mask register).

S1*, S3*, S4/5*

GPI1_ERR

RWC This bit is set whenever GPIO1 is driven low (unless masked via the GPI

Error Mask register).

S1*, S3*, S4/5*

GPI2_ERR

RWC This bit is set whenever GPIO2 is driven low (unless masked via the GPI

Error Mask register).

S1*, S3*, S4/5*

GPI3_ERR

RWC This bit is set whenever GPIO3 is driven low (unless masked via the GPI

Error Mask register).

S1*, S3*, S4/5*

GPI4_ERR

RWC This bit is set whenever GPIO4 is driven low (unless masked via the GPI

Error Mask register).

S1*, S3*, S4/5*

GPI5_ERR

RWC This bit is set whenever GPIO5 is driven low (unless masked via the GPI

Error Mask register).

S1*, S3*, S4/5*

GPI6_ERR

RWC This bit is set whenever GPIO6 is driven low (unless masked via the GPI

Error Mask register).

S1*, S3*, S4/5*

GPI7_ERR

RWC This bit is set whenever GPIO7 is driven low (unless masked via the GPI

Error Mask register).

S1*, S3*, S4/5*

LM93 Scheda tecnica(PDF) 51 Page - National Semiconductor (TI)

LM93 Scheda tecnica(HTML) 51 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Scheda tecnica Scarica

Link URL