| Motore di ricerca datesheet componenti elettronici |
|
AR0141CS Scheda tecnica(PDF) 31 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
AR0141CS Scheda tecnica(HTML) 31 Page - ON Semiconductor |
|
31 / 64 page ![]() AR0141CS/D Rev. 6, 4/16 EN 31 ©Semiconductor Components Industries, LLC, 2016. AR0141CS: 1/4-Inch Digital Image Sensor Slave Mode Figure 28: Slave Mode Example Where the Integration Period is Half of the Frame Readout Period The sensor read pointer will have paused at row 0 while the shutter pointer pauses at row N/2. The extra integration caused by the slave mode delay will only be seen by rows 0 to N/2. The example below is for a frame readout period of 16.6ms while the integration time is configured to 8.33ms. When the slave mode becomes active, the sensor will pause both row read and row reset operations. (Note: The row integration period is defined as the period from row reset to row read.) The frame-time should therefore be configured so that the slave mode “wait period” is as short as possible. In the case where the sensor integration time is shorter than the frame time, the “wait period” will only increase the integration of the rows that have been reset following the last VD pulse. The period between slave mode pulses must also be greater than the frame period. If the rising edge of the VD pulse arrives while the slave mode is inactive, the VD pulse will be ignored and will wait until the next VD pulse has arrived. To enter slave mode: 1. While in soft-standby, set R0x30CE[4] = 1 to enter slave mode. 2. Enable the input pins (TRIGGER) by setting R0x301A[8] = 1. 3. Enable streaming by setting R0x301A[2] = 1. 4. Apply sync-pulses to the TRIGGER input. Inactive Active Row 0 Row N Inactive Active Rising Edge Rising Edge Row Readout Programmed Integration Integration due to Slave Mode Delay Slave Mode Trigger Row Reset (start of integration) Frame Valid VD Signal Rising Edge Reset operation is held during slave mode “Active” state. Row reset and read operations begin after the rising edge of the Vd signal. 8.33 ms 8.33 ms |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |