COM20022ITQFP datasheet(22/83 Pages) SMSC

Il numero della parte	COM20022ITQFP

Spiegazioni elettronici	10 MBPS ARCNET CONTROLLER WITH 2KX8 ON BOARD RAM

PDF	83 Pages

Scroll/Zoom	100%

Produttore elettronici	SMSC [SMSC Corporation]

Homepage	http://www.smsc.com

Logo

22 / 83 page

10 Mbps ARCNET (ANSI 878.1) Controller with 2Kx8 On-Board RAM

Datasheet

Rev. 08-18-03

Page 22

SMSC COM20022I

DATASHEET

DREQ

nWR

DMAEN bit

Writing Address

Pointer Low

minimum 4TARB

TARB is the ARBITRATION Clock Period. It depends on the TOPR and

SLOW-ARB bit. TOPR is the period of operation clock frequency (output

of the clock multiplier). It depends on the CKUP1 and CKUP0 bits.

TARB = TOPR @ SLOW-ARB = 0

TARB = 2 TOPR @ SLOW-ARB = 1

Figure 5.3 - DREQ Pin First Assertion Timing for All DMA Modes

As an example of gating by cycle, in an ISA bus system, the Refresh period is 15

µS. Continuous transfer

by DMA must be less than 15

µS to prevent blocking by the Refresh cycle. A DMA cycle of consecutive

DMA cycles is approximately 1uS. The DMA overhead time is approximately 2.5

µS. The Refresh

execution time is 500nS. This computes to 15

µS - 2.5µS - 500nS = 12µS or 12 cycles. Therefore the

DREQ pin must be negated every 12 cycles. Figure 5.4 illustrates the rough timing of the Programmable-

Burst mode DMA transfer.

COM20022ITQFP Scheda tecnica(PDF) 22 Page - SMSC Corporation