ADSP2186 datasheet(19/32 Pages) AD

19 / 32 page

ADSP-2186

REV. 0

–19–

Parameter

Min

Max

Unit

Bus Request/Grant

Timing Requirements:

tBH

BR Hold after CLKOUT High

0.25 tCK + 2

tBS

BR Setup before CLKOUT Low

0.25 tCK + 17

Switching Characteristics:

tSD

CLKOUT High to

xMS, RD, WR Disable

0.25 tCK + 10

tSDB

xMS, RD, WR Disable to BG Low

tSE

BG High to xMS, RD, WR Enable

tSEC

xMS, RD, WR Enable to CLKOUT High

0.25 tCK – 7

tSDBH

xMS, RD, WR Disable to BGH Low

0ns

tSEH

BGH High to xMS, RD, WR Enable

0ns

NOTES

xMS = PMS, DMS, CMS, IOMS, BMS.

1BR is an asynchronous signal. If BR meets the setup/hold requirements, it will be recognized during the current clock cycle; otherwise the signal will be recognized on

the following cycle. Refer to the ADSP-2100 Family User’s Manual for

BR/BG cycle relationships.

2BGH is asserted when the bus is granted and the processor requires control of the bus to continue.

CLKOUT

tSD

tSDB

tSE

tSEC

tSDBH

tSEH

tBS

tBH

CLKOUT

PMS, DMS

BMS, RD

BGH

Figure 16. Bus Request–Bus Grant

ADSP2186 Scheda tecnica(PDF) 19 Page - Analog Devices

ADSP2186 Scheda tecnica(HTML) 19 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Scheda tecnica Scarica

Link URL