| Motore di ricerca datesheet componenti elettronici |
|
LAN9115 Scheda tecnica(PDF) 4 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN9115 Scheda tecnica(HTML) 4 Page - Microchip Technology |
|
4 / 114 page ![]() LAN9115 DS00002269A-page 4 2005-2016 Microchip Technology Inc. 1.0 GENERAL DESCRIPTION The LAN9115 is a full-featured, single-chip 10/100 Ethernet controller designed for embedded applications where per- formance, flexibility, ease of integration and system cost control are required. The LAN9115 has been architected to provide the best price-performance ratio for any 16-bit application with medium performance requirements. The LAN9115 is fully IEEE 802.3 10BASE-T and 802.3u 100BASE-TX compliant. The LAN9115 includes an integrated Ethernet MAC and PHY with a high-performance SRAM-like slave interface. The simple, yet highly functional host bus interface provides a glue-less connection to most common 16-bit microprocessors and microcontrollers as well as 32-bit microprocessors exposing a 16-bit external bus. The LAN9115 includes large transmit and receive data FIFOs to accommodate high latency applications. In addition, the LAN9115 memory buffer architecture allows the most efficient use of memory resources by optimizing packet granularity. Applications The LAN9115 is well suited for many medium-performance embedded applications, including: • Printers, kiosks, POS terminals and security systems • Audio distribution systems • General embedded systems • Basic cable, satellite and IP set-top boxes • Voice-over-IP solutions The LAN9115 also supports features which reduce or eliminate packet loss. Its internal 16-KByte SRAM can hold over 200 received packets. If the receive FIFO gets too full, the LAN9115 can automatically generate flow control packets to the remote node, or assert back-pressure on the remote node by generating network collisions. The LAN9115 supports numerous power management and wakeup features. The LAN9115 can be placed in a reduced power mode and can be programmed to issue an external wake signal via several methods, including “Magic Packet”, “Wake on LAN” and “Link Status Change”. This signal is ideal for triggering system power-up using remote Ethernet wakeup events. The device can be removed from the low power state via a host processor command. |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |