LAN9250 datasheet(185/421 Pages) MICROCHIP

185 / 421 page

 2015 Microchip Technology Inc.

DS00001913A-page 185

LAN9250

11.14.8

HOST MAC CSR INTERFACE COMMAND REGISTER (MAC_CSR_CMD)

This read-write register is used to control the read and write operations to/from the Host MAC. This register in used in

conjunction with the Host MAC CSR Interface Data Register (MAC_CSR_DATA) to indirectly access the Host MAC

CSRs.

Note:

The full list of Host MAC CSRs are described in Section 11.15, "Host MAC Control and Status Registers,"

on page 192.

Offset:

0A4h

Size:

32 bits

Bits

Description

Type

Default

Host MAC CSR Busy (HMAC_CSR_BUSY)

When a 1 is written into this bit, the read or write operation is performed to

the specified Host MAC CSR. This bit will remain set until the operation is

complete. In the case of a read, this indicates that the host can read valid

data from the Host MAC CSR Interface Data Register (MAC_CSR_DATA).

Note:

The MAC_CSR_CMD and MAC_CSR_DATA registers must not be

modified until this bit is cleared.

R/W

R/nW

When set, this bit indicates that the host is requesting a read operation.

When clear, the host is performing a write.

0: Host MAC CSR Write Operation

1: Host MAC CSR Read Operation

R/W

29:8

RESERVED

7:0

CSR Address

The 8-bit value in this field selects which Host MAC CSR will be accessed by

the read or write operation. The index of each Host MAC CSR is defined in

Section 11.15, "Host MAC Control and Status Registers," on page 192.

R/W

00h

LAN9250 Scheda tecnica(PDF) 185 Page - Microchip Technology

LAN9250 Scheda tecnica(HTML) 185 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL