WM8756 datasheet(21/39 Pages) WOLFSON

21 / 39 page

WM8756

Advance Information

AI Rev 1.3 October 2001

DE-EMPHASIS MODE

Setting the DEEMPH register bit puts the all the digital filters into de-emphasis mode:

BIT

LABEL

DEFAULT

DESCRIPTION

0000010

DAC Channel Control

DEEMPH

De-emphasis mode select:

0 : Normal Mode

1: De-emphasis Mode

Refer to Figure 20 - Figure 25 for details of the De-Emphasis filtering effects at different sample rates.

In hardware mode (MODE=1) driving the MD/DM pin high has the same effect as setting the DEEMPH bit:

MODE PIN

MD/DM PIN

DESCRIPTION

ignored

De-Emphasis controlled from DEEMPH register bit

Normal Mode

De-Emphasis Mode

POWERDOWN MODE

Setting the PDWN register bit immediately connects all outputs to VCAP and selects a low power mode.

All trace of the previous input samples is removed, but all control register settings are preserved. When

PDWN is cleared again the first 16 input samples will be ignored as the FIR will repeat it's power-on

initialisation sequence.

BIT

LABEL

DEFAULT

DESCRIPTION

0000010

DAC Channel Control

PDWN

Power Down Mode Select:

0 : Normal Mode

1: Power Down Mode

ATTENUATOR CONTROL MODE

Setting the ATC register bit causes the left channel attenuation settings to be applied to both left and right

channels for all three pairs of DACs from the next audio input sample. No update to the attenuation

registers is required for ATC to take effect.

BIT

LABEL

DEFAULT

DESCRIPTION

0000010

DAC Channel Control

ATC

Attenuator Control Mode:

0 : Right channels use Right

attenuations

Right Channels use Left

Attenuations

WM8756 Scheda tecnica(PDF) 21 Page - Wolfson Microelectronics plc

WM8756 Scheda tecnica(HTML) 21 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

Scheda tecnica Scarica

Link URL