ICS93712 datasheet(5/6 Pages) ICST

5 / 6 page

ICS93712

Advance Information

The ICS clock generator is a slave/receiver, I2C component. It can read back the data stored in the latches for verification.

Read-BackwillsupportIntelPIIX4"Block-Read"protocol.

The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)

The input is operating at 3.3V logic levels.

The data byte format is 8 bit bytes.

To simplify the clock generator I2C interface, the protocol is set to use only "Block-Writes" from the controller. The

bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte

has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those

two bytes. The data is loaded until a Stop sequence is issued.

At power-on, all registers are set to a default condition, as shown.

Controlle r (Host)

ICS (Sla ve /Re ce ive r)

Start Bit

Address

D2(H)

ACK

Dumm y Comm and Code

ACK

Dumm y Byte Count

ACK

Byte 0

ACK

Byte 1

ACK

Byte 2

ACK

Byte 3

ACK

Byte 4

ACK

Byte 5

ACK

Byte 6

ACK

Byte 7

ACK

Stop Bit

How to Write:

Controlle r (Host)

ICS (Sla ve /Re ce ive r)

Start Bit

A ddress

D3(H)

ACK

Byte Count

ACK

Byte 0

ACK

Byte 1

ACK

Byte 2

ACK

Byte 3

ACK

Byte 4

ACK

Byte 5

ACK

Byte 6

ACK

Byte 7

Stop Bit

How to Read:

General I

2C serial interface information

The information in this section assumes familiarity with I2C programming.

For more information, contact ICS for an I2C programming application note.

How to Write:

Controller (host) sends a start bit.

Controller (host) sends the write address D2

(H)

ICS clock will acknowledge

Controller (host) sends a dummy command code

ICS clock will acknowledge

Controller (host) sends a dummy byte count

ICS clock will acknowledge

Controller (host) starts sending first byte (Byte 0)

through byte 6

ICS clock will acknowledge each byte one at a time.

Controller (host) sends a Stop bit

How to Read:

Controller (host) will send start bit.

Controller (host) sends the read address D3

(H)

ICS clock will acknowledge

ICS clock will send the byte count

Controller (host) acknowledges

ICS clock sends first byte (Byte 0) through byte 7

Controller (host) will need to acknowledge each byte

Controller (host) will send a stop bit

Notes:

ICS93712 Scheda tecnica(PDF) 5 Page - Integrated Circuit Systems

ICS93712 Scheda tecnica(HTML) 5 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6

Scheda tecnica Scarica

Link URL