PIC16C83 datasheet(12/117 Pages) MICROCHIP

12 / 117 page

PIC16C8X

DS30081F-page 12

4.2

Data Memory Organization

The data memory is partitioned into two areas. The ﬁrst

is the Special Function Registers (SFR) area, while the

second is the General Purpose Registers (GPR) area.

The SFRs control the operation of the device.

Portions of data memory are banked. This is for both

the SFR area and the GPR area. The GPR area is

banked to allow greater than 116 bytes of general

purpose RAM. The banked areas of the SFR are for the

registers that control the peripheral functions. Banking

requires the use of control bits for bank selection.

These control bits are located in the STATUS Register.

Figure 4-2 shows the data memory map organization.

Instructions MOVWF and MOVF can move values from the

W register to any location in the register file (“F”), and

vice-versa.

The entire data memory can be accessed either

directly using the absolute address of each register ﬁle

or indirectly through the File Select Register (FSR)

(Section 4.4). Indirect addressing uses the present

value of the RP1:RP0 bits for access into the banked

areas of data memory.

Data memory is partitioned into two banks which

contain the general purpose registers and the special

function registers. Bank 0 is selected by clearing the

RP0 bit (STATUS<5>). Setting the RP0 bit selects

Bank 1. Each Bank extends up to 7Fh (128 bytes). The

lower locations of each Bank are reserved for the

Special

Function

Registers.

Above

the

Special

Function Registers are General Purpose Registers

implemented as static RAM. (Figure 4-2)

4.2.1

GENERAL PURPOSE REGISTER FILE

All devices have some amount of General Purpose

accessed either directly, or indirectly through the FSR

(Section 4.4).

Architecturally, the GPR area starts at address 0Ch for

bank 0 and 8Ch for bank 1. When more than 116 bytes

of GPR are present on the device, banking must be

performed to access the additional memory space.

PIC16C8X devices have up to 68 bytes of GPR

memory, and therefore do not require banking of the

GPR memory. Any access to Bank 1 will cause the

access to occur in Bank 0. That is, the MSb of the 8-bit

direct address will be ignored.

4.2.2

SPECIAL FUNCTION REGISTERS

The Special Function Registers (Figure 4-2 and

Table 4-1) are used by the CPU and Peripheral

functions to control the device operation. These

registers are static RAM.

The special function registers can be classiﬁed into two

sets, core and peripheral. Those associated with the

“core” functions are described in this section. Those

related to the operation of the peripheral features are

described in the section for that speciﬁc feature.

FIGURE 4-2:

File Address

00h

01h

02h

03h

04h

05h

06h

07h

08h

09h

0Ah

0Bh

0Ch

2Fh (2)

30h (2)

7Fh

80h

81h

82h

83h

84h

85h

86h

87h

88h

89h

8Ah

8Bh

8Ch

FFh

Bank 0

Bank 1

Indirect addr.(1)

TMR0

OPTION

PCL

STATUS

FSR

PORTA

PORTB

EEDATA

EEADR

PCLATH

INTCON

36 / 68

General

Purpose

registers

(SRAM)

PCL

STATUS

FSR

TRISA

TRISB

EECON1

EECON2(1)

PCLATH

INTCON

Mapped

in Bank 0

Unimplemented data memory location; read as '0'.

File Address

AFh (2)

B0h(2)

Note 1:

Not a physical register.

The address depends on the device used.

Devices with 36 bytes end at 2Fh, devices with

68 bytes end at 4Fh.

CFh (2)

D0h (2)

4Fh (2)

50h (2)

(accesses)

PIC16C83 Scheda tecnica(PDF) 12 Page - Microchip Technology

PIC16C83 Scheda tecnica(HTML) 12 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL