Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

MB91F465KB Scheda tecnica(PDF) 1 Page - Cypress Semiconductor

Il numero della parte MB91F465KB
Spiegazioni elettronici  32-bit RISC, load/store architecture, five-stage pipeline
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  CYPRESS [Cypress Semiconductor]
Homepage  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

MB91F465KB Scheda tecnica(HTML) 1 Page - Cypress Semiconductor

  MB91F465KB Datasheet HTML 1Page - Cypress Semiconductor MB91F465KB Datasheet HTML 2Page - Cypress Semiconductor MB91F465KB Datasheet HTML 3Page - Cypress Semiconductor MB91F465KB Datasheet HTML 4Page - Cypress Semiconductor MB91F465KB Datasheet HTML 5Page - Cypress Semiconductor MB91F465KB Datasheet HTML 6Page - Cypress Semiconductor MB91F465KB Datasheet HTML 7Page - Cypress Semiconductor MB91F465KB Datasheet HTML 8Page - Cypress Semiconductor MB91F465KB Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 86 page
background image
MB91F465KA
MB91F465KB
FR60, MB91460K Series,
32-bit Microcontroller Datasheet
Cypress Semiconductor Corporation
•
198 Champion Court
•
San Jose
, CA 95134-1709
•
408-943-2600
Document Number: 002-04602 Rev. *A
Revised April 14, 2016
MB91460K series is a line of general-purpose 32-bit RISC microcontrollers designed for embedded control applications which require
high-speed real-time processing, such as consumer devices and on-board vehicle systems. This series uses the FR60 CPU, which
is compatible with the FR family of CPUs.
This series contains the LIN-USART and CAN controllers.
Features
FR60 CPU core
■ 32-bit RISC, load/store architecture, five-stage pipeline
■ 16-bit fixed-length instructions (basic instructions)
■ Instruction execution speed: 1 instruction per cycle
■ Instructions including memory-to-memory transfer, bit manip-
ulation, and barrel shift instructions: Instructions suitable for
embedded applications
■ Function entry/exit instructions and register data multi-load
store instructions : Instructions supporting C language
■ Register interlock function: Facilitating assembly-language
coding
■ Built-in multiplier with instruction-level support
Signed 32-bit multiplication: 5 cycles
Signed 16-bit multiplication: 3 cycles
■ Interrupts (save PC/PS): 6 cycles (16 priority levels)
■ Harvard architecture enabling program access and data
access to be performed simultaneously
■ Instructions compatible with the FR family
Internal peripheral resources
■ General-purpose ports: Maximum 73 ports
■ DMAC (DMA Controller)
■ Maximum of 5 channels able to operate simultaneously.
■ 2 transfer sources (internal peripheral/software)
■ Activation source can be selected using software.
■ Addressing mode specifies full 32-bit addresses
(increment/decrement/fixed)
■ Transfer mode (demand transfer/burst transfer/step
transfer/block transfer)
■ Transfer data size selectable from 8/16/32-bit
■ Multi-byte transfer enabled (by software)
■ DMAC descriptor in I/O areas (200H to 240H, 1000H to 1024H)
■ A/D converter (successive approximation type)
■ 10-bit resolution: 26 channels
■ Conversion time: minimum 1 s
■ External interrupt inputs: 10 channels
■ Shares the CAN RX pin and the I2C SDA pin
■ Bit search module (for REALOS)
■ Function to search from the MSB (most significant bit) for the
position of the first “0”, “1”, or changed bit in a word
■ LIN-USART (full duplex double buffer): 5 channels
■ Clock synchronous/asynchronous selectable
■ Sync-break detection
■ Internal dedicated baud rate generator
■ I2C bus interface (supports 400 kbps): 1 channel
■ Master/slave transmission and reception
■ Arbitration function, clock synchronisation function
■ CAN controller (C-CAN): 1 channel
■ Maximum transfer speed: 1 Mbps
■ 32 transmission/reception message buffers
■ 16-bit PPG timer: 12 channels
■ 16-bit reload timer: 8 channels
■ 16-bit free-run timer: 8 channels (1 channel each for ICU and
OCU)
■ Input capture: 8 channels (operates in conjunction with the
free-run timer)
■ Output compare: 8 channels (operates in conjunction with the
free-run timer)
■ Watchdog timer
■ Real-time clock
■ Low-power consumption modes : Sleep/stop mode function
■ Supply Supervisor: Low voltage detection circuit for external
VDD5 and internal 1.8V core voltage
■ Clock supervisor
Monitors the sub-clock (32 kHz) and the main clock (4 MHz) ,


Codice articolo simile - MB91F465KB

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
fujitsu semiconductor
MB91F465BB FUJITSU-MB91F465BB Datasheet
1Mb / 136P
32-bit Microcontroller
MB91F465BBPMC-GSE2 FUJITSU-MB91F465BBPMC-GSE2 Datasheet
1Mb / 136P
32-bit Microcontroller
logo
Cypress Semiconductor
MB91F465BBPMC-GSE2 CYPRESS-MB91F465BBPMC-GSE2 Datasheet
6Mb / 127P
32-bit Microcontroller
MB91F465CAPMC-GSE2 CYPRESS-MB91F465CAPMC-GSE2 Datasheet
9Mb / 106P
FR60 32-bit Microcontroller
logo
fujitsu semiconductor
MB91F465DA FUJITSU-MB91F465DA Datasheet
1Mb / 140P
32-bit Microcontroller
More results

Descrizione simile - MB91F465KB

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
ATMEL Corporation
AT91SAM7L128PRE ATMEL-AT91SAM7L128PRE Datasheet
8Mb / 564P
numberHigh-performance 32-bit RISC Architecture
AT91M40800 ATMEL-AT91M40800_14 Datasheet
248Kb / 18P
High-performance 32-bit RISC Architecture
AT91M42800A ATMEL-AT91M42800A_14 Datasheet
423Kb / 27P
High-performance 32-bit RISC Architecture
logo
Cypress Semiconductor
MB91460H CYPRESS-MB91460H Datasheet
9Mb / 105P
32-bit RISC, load/store architecture, five-stage pipeline
MB91460Q CYPRESS-MB91460Q Datasheet
14Mb / 153P
32-bit RISC, load/store architecture, five-stage pipeline
MB91460T CYPRESS-MB91460T Datasheet
12Mb / 137P
32-bit RISC, load/store architecture, five-stage pipeline
MB91570 CYPRESS-MB91570 Datasheet
3Mb / 163P
32-bit RISC, load/store architecture, 5-stage pipeline
MB9146D CYPRESS-MB9146D Datasheet
12Mb / 137P
32-bit RISC, load/store architecture, five-stage pipeline
MB91550 CYPRESS-MB91550 Datasheet
1Mb / 104P
32-bit RISC, load/store architecture, 5-stage pipeline
logo
NXP Semiconductors
MMC2001 NXP-MMC2001 Datasheet
3Mb / 259P
32-bit load/store RISC architecture
Revision 1.1
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com