AD9528BCPZ datasheet(24/68 Pages) AD

Il numero della parte	AD9528BCPZ

Spiegazioni elettronici	Maximum output frequency

PDF	68 Pages

Scroll/Zoom	100%

Produttore elettronici	AD [Analog Devices]

Homepage	http://www.analog.com

Logo

24 / 68 page

Data Sheet

AD9528

Rev. C | Page 23 of 67

TYPICAL APPLICATION CIRCUIT

The AD9528 is capable of synchronizing multiple devices

designed to the JESD204B JEDEC standard. Figure 26 illustrates

the AD9528 synchronizing to the system reference clock. The

AD9528 first jitter cleans the system reference clock and

multiples up to a higher frequency in dual loop mode. The

clock distribution of the AD9528 is used to clock and synchronize

all the surrounding JESD204B devices together in the system.

Figure 26. Synchronizing Multiple JESD204B Devices

CLOCK

CLEANUP

TRANSCEIVER

CONTROL AND DATA

INTERFACES

TIMING AND

CLOCK

GENERATION

DEVICE

CLOCK

SYSREF

AD9528

OPTIONAL DEVICE CLOCK AND SYSREF PAIRS

FOR OTHER TRANSCEIVERS OR LOGIC DEVICES

DEVICE

CLOCK

SYSREF

SYSTEM

REFERENCE

CLOCK

TO NETWORK

PROCESSOR

BASEBAND

PROCESSOR

ADP5054

ADP5052

DC-TO-DC

CONVERTER

(SWITCHER)

ADP150

ULTRA LOW

NOISE LDO

VCXO

AD9528BCPZ Scheda tecnica(PDF) 24 Page - Analog Devices

AD9528BCPZ Scheda tecnica(HTML) 24 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Scheda tecnica Scarica

Link URL