Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

WM8772 Scheda tecnica(PDF) 25 Page - Wolfson Microelectronics plc

Il numero della parte WM8772
Spiegazioni elettronici  24 BIT 192KHZ 6 CHANNEL CODEC WITH VOLUME CONTROL
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  WOLFSON [Wolfson Microelectronics plc]
Homepage  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8772 Scheda tecnica(HTML) 25 Page - Wolfson Microelectronics plc

Back Button WM8772 Datasheet HTML 21Page - Wolfson Microelectronics plc WM8772 Datasheet HTML 22Page - Wolfson Microelectronics plc WM8772 Datasheet HTML 23Page - Wolfson Microelectronics plc WM8772 Datasheet HTML 24Page - Wolfson Microelectronics plc WM8772 Datasheet HTML 25Page - Wolfson Microelectronics plc WM8772 Datasheet HTML 26Page - Wolfson Microelectronics plc WM8772 Datasheet HTML 27Page - Wolfson Microelectronics plc WM8772 Datasheet HTML 28Page - Wolfson Microelectronics plc WM8772 Datasheet HTML 29Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 70 page
background image
Production Data
WM8772EDS – 28 PIN SSOP
w
PD Rev 4.1 October 2004
25
RIGHT JUSTIFIED MODE
In right justified mode, the LSB of DIN1/2/3 is sampled by the WM8772EDS on the rising edge of
BCLK preceding a LRC transition. The LSB of the ADC data is output on DOUT and changes on the
falling edge of BCLK preceding a LRC transition and may be sampled on the rising edge of BCLK.
LRC are high during the left samples and low during the right samples (Figure 24).
LEFT CHANNEL
RIGHT CHANNEL
DACLRC/
ADCLRC
DACBCLK/
ADCBCLK
DIN1/2/3/
DOUT
1/fs
n
3
2
1
n-2 n-1
LSB
MSB
n
3
2
1
n-2 n-1
LSB
MSB
Figure 24 Right Justified Mode Timing Diagram
I
2S MODE
In I
2S mode, the MSB of DIN1/2/3 is sampled by the WM8772EDS on the second rising edge of
BCLK following a LRC transition. The MSB of the ADC data is output on DOUT and changes on the
first falling edge of BCLK following an LRC transition and may be sampled on the rising edge of
BCLK. LRC are low during the left samples and high during the right samples.
LEFT CHANNEL
RIGHT CHANNEL
DACLRC/
ADCLRC
DACBCLK/
ADCBCLK
DIN1/2/3/
DOUT
1/fs
n
3
2
1
n-2 n-1
LSB
MSB
n
3
2
1
n-2 n-1
LSB
MSB
1 BCLK
1 BCLK
Figure 25 I
2S Mode Timing Diagram
DSP EARLY MODE
In DSP early mode, the MSB of DAC channel 1 left data is sampled by the WM8772EDS on the
second rising edge on BCLK following a LRC rising edge. DAC channel 1 right and DAC channels 2
and 3 data follow DAC channel 1 left data (Figure 26).
DACLRC
DACBCLK
DIN1
Input Word Length (IWL)
1/fs
CHANNEL 1
LEFT
n
2
1
n-1
LSB
MSB
n
2
1
n-1
CHANNEL 1
RIGHT
2
1
CHANNEL 2
LEFT
n
n-1
CHANNEL 3
RIGHT
NO VALID DATA
1 BCLK
1 BCLK
Figure 26 DSP Early Mode Timing Diagram – DAC Data Input



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com