LPC662 datasheet(7/16 Pages) NSC

7 / 16 page

Typical Performance Characteristics V

S = ±7.5V, TA = 25˚C unless otherwise specified (Continued)

Application Hints

AMPLIFIER TOPOLOGY

The topology chosen for the LPC662 is unconventional

(compared to general-purpose op amps) in that the tradi-

tional unity-gain buffer output stage is not used; instead, the

output is taken directly from the output of the integrator, to al-

low rail-to-rail output swing. Since the buffer traditionally de-

livers the power to the load, while maintaining high op amp

gain and stability, and must withstand shorts to either rail,

these tasks now fall to the integrator.

As a result of these demands, the integrator is a compound

affair with an embedded gain stage that is doubly fed forward

(via C

f and Cff) by a dedicated unity-gain compensation

driver. In addition, the output portion of the integrator is a

push-pull configuration for delivering heavy loads. While

sinking current the whole amplifier path consists of three

gain stages with one stage fed forward, whereas while

sourcing the path contains four gain stages with two fed

forward.

The large signal voltage gain while sourcing is comparable

to traditional bipolar op amps for load resistance of at least

Ω. The gain while sinking is higher than most CMOS op

Inverting Large-Signal

Pulse Response

DS010548-47

Inverting Small-Signal

Pulse Response

DS010548-48

Power Supply Rejection

Ratio vs Frequency

DS010548-37

Stability vs Capacitive Load

DS010548-4

Note: Avoid resistive loads of less than 500

Ω, as they may cause

instability.

Stability vs Capacitive Load

DS010548-5

DS010548-6

FIGURE 1. LPC662 Circuit Topology (Each Amplifier)

LPC662 Scheda tecnica(PDF) 7 Page - National Semiconductor (TI)

LPC662 Scheda tecnica(HTML) 7 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Scheda tecnica Scarica

Link URL