PC87363 datasheet(23/200 Pages) NSC

23 / 200 page

1.0 Signal/Pin Connection and Description (Continued)

www.national.com

1.4.6

Game Port

1.4.7

General-Purpose Input/Output (GPIO) Ports

1.4.8

Infrared (IR)

Signal

Pin(s)

I/O Buffer Type Power Well

Description

JOYAX

117

I/O

INTS/OD12

VDD

Joystick A X-Axis. Indicates X-axis position of joystick A.

JOYAY

118

I/O

INTS/OD12

VDD

Joystick A Y-Axis. Indicates Y-axis position of joystick A.

JOYABTN0 119

INTS

VDD

Joystick A Button 0. Indicates button 0 status of joystick A.

JOYABTN1 120

INTS

VDD

Joystick A Button 1. Indicates button 1 status of joystick A.

JOYBX

121

I/O

INTS/OD12

VDD

Joystick B X-Axis. Indicates X-axis position of joystick B.

JOYBY

122

I/O

INTS/OD12

VDD

Joystick BY-Axis. Indicates Y-axis position of joystick B.

JOYBBTN0 123

INTS

VDD

Joystick B Button 0. Indicates button 0 status of joystick B.

JOYBBTN1 124

INTS

VDD

Joystick B Button 1. Indicates button 1 status of joystick B.

Signal

Pin/s

I/O Buffer Type Power Well

Description

GPIO00-07 2-9

I/O

INTS/

OD6,O3/6

VDD

General-Purpose I/O Port 0, bits 0-7. Each pin is configured in-

dependently as input or I/O, with or without static pull-up, and with

either open-drain or push-pull output type. The port support inter-

rupt assertion and each pin can be enabled or masked as an inter-

rupt source.

GPIO10

GPIO11-14

GPO15

GPIO16-17

53-56

69, 71

I/O

INTS/

OD6,O3/6

VDD

General-Purpose I/O Port 1, bits 0-7. Same as Port 0. Bit 5 is

output only with low output as default.

GPIO20-27 117-124 I/O

INTS/

OD6,O3/6

VDD

General-Purpose I/O Port 2, bits 0-7. Similar to port 0, but

without the interrupt assertion capability.

GPIO30-33

GPIO34

125-128

I/O

INTS/

OD6,O3/6

VDD

General-Purpose I/O Port 3, bits 0-4. Similar to port 0, but

without the interrupt assertion capability. Bits 5, 6 and 7 are not

implemented.

GPIO40-47 43-50

I/O

INTS/

OD6,O3/6

VDD

General-Purpose I/O Port 4, bits 0-7. Same as Port 0.

Signal

Pin/s

I/O Buffer Type Power Well

Description

IRRX1

INTS

VDD,VSB

IR Receive 1. Primary input to receive serial data from the IR

transceiver. Monitored during power-off for wake-up event

detection.

IRRX2_IRSL0 58

I/O

INTS/O3/6

VDD,VSB IRRX2 - IR Receive 2. Auxiliary IR receiver input to support a

second transceiver. Monitored during power-off for wake-up event

detection.

IRSL3-0 IR Select. Output are used to control the IR transceivers.

Input for PnP identiﬁcation of plug-in IR transceiver (dongle).

After reset, the dual-function IRSLX pins wake up in input mode.

After the ID is read by the IR driver, they may be put into output

mode. The output mode is controlled by Serial Port 2.

IRSL1

127

I/O

INT/O3/6

VDD

IRSL2

I/O

INT/O3/6

VDD

IRSL3

INT

VDD

IRTX

O6/12

VDD

IR Transmit. IR serial output data.

PC87363 Scheda tecnica(PDF) 23 Page - National Semiconductor (TI)

PC87363 Scheda tecnica(HTML) 23 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL