PC87366 datasheet(182/240 Pages) NSC

182 / 240 page

11.0 Voltage Level Monitor (VLM) (Continued)

182

www.national.com

11.5 VLM REGISTERS

The register maps in this chapter use the following abbreviations for Type:

• R/W = Read/Write

• R = Read from a speciﬁc address returns the value of a speciﬁc register. Write to the same address is to a different

• W=Write

• RO = Read Only

• R/W1C = Read/Write 1 to Clear. Writing 1 to a bit clears it to 0. Writing 0 has no effect.

11.5.1

VLM Register Map

Table 50. VLM Control and Status Register Map

Table 51. VLM Channel Register Map (One per Channel)

Offset

Mnemonic

Type

Section

00h

VEVSTS0

Voltage Event Status 0

11.5.2

01h

VEVSTS1

Voltage Event Status 1

11.5.3

02h

VEVSMI0

Voltage Event to SMI 0

R/W

11.5.4

03h

VEVSMI1

Voltage Event to SMI 1

R/W

11.5.5

04h

VEVIRQ0

Voltage Event to IRQ 0

R/W

11.5.6

05h

VEVIRQ1

Voltage Event to IRQ 1

R/W

11.5.7

06h

VID

Voltage ID

Varies per bit

11.5.8

07h

VCNVR

Voltage Conversion Rate

R/W

11.5.9

08h

VLMCFG

VLM Conﬁguration

R/W

11.5.10

09h

VLMBS

VLM Bank Select

R/W

11.5.11

Offset

Mnemonic

Type

Section

0Ah

VCHCFST

Voltage Channel Configuration and Status

Varies per bit

11.5.12

0Bh

RDCHV

Read Channel Voltage

11.5.13

0Ch

CHVH

Channel Voltage High Limit

R/W

11.5.14

0Dh

CHVL

Channel Voltage Low Limit

R/W

11.5.15

0Eh

OTSL

Overtemperature Shutdown Limit

R/W

11.5.16

0Fh

Reserved

PC87366 Scheda tecnica(PDF) 182 Page - National Semiconductor (TI)

PC87366 Scheda tecnica(HTML) 182 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL