STV2050A datasheet(52/83 Pages) STMICROELECTRONICS

Il numero della parte	STV2050A

Spiegazioni elettronici	AUTOMATIC MULTISCAN DIGITAL CONVERGENCE PROCESSOR

PDF	83 Pages

Scroll/Zoom	100%

Produttore elettronici	STMICROELECTRONICS [STMicroelectronics]

Homepage	http://www.st.com

Logo

52 / 83 page

52/83

STV2050A - CONVERGENCE

Figure 28. Convergence Channel Structure

Calibrated sources are used to generate the reference current for all CONVERGENCE and

FOCUS DACs.

The reference current is defined as

. (Refer to Section 13 "CURRENT REFERENCE" on

page 61.)

The outputs can be disabled using the CDO bit in the E3 register.

Notes:

1. The CDO bit is a common control for the convergence AND the focus outputs.

2. The CDN bit must be set to 1 for normal operation. Refer to Section 9.7 "MANUFACTURING, AFTER-

SALES SERVICE, LAB TRIAL MODES" on page 49.

In order to perform a “soft” start of the convergence to avoid damaging the amplifiers, a “Soft

Switch On” of the DACs is carried out digitally by applying a reduced digital gain (reduction by

factor 2) for at least 1 field after the DACs have been switched on from high impedance to

normal operation (using the CDO bit) or when the DACs have been previously switched to the

offset values by the slave bus.

CDO

0: High impedance

1: Normal operation.

DAxx

DNxx

Iref

---------

STV2050A Scheda tecnica(PDF) 52 Page - STMicroelectronics