2

ICSSSTVA16859C

1114A—05/26/05

General Description

Pin Configuration (64-Pin TSSOP)

I/O levels, except for the LVCMOS RESET# input.

Data flow from D to Q is controlled by the differential clock (CLK/CLK#) and a control signal (RESET#). The positive

edge of CLK is used to trigger the data flow and CLK# is used to maintain sufficient noise margins where as RESET#,

an LVCMOS asynchronous signal, is intended for use at the time of power-up only. ICSSSTVA16859C supports low-

power standby operation. A logic level “Low” at RESET# assures that all internal registers and outputs (Q) are reset

to the logic “Low” state, and all input receivers, data (D) and clock (CLK/CLK#) are switched off. Please note that

RESET# must always be supported with LVCMOS levels at a valid logic state because VREF may not be stable during

power-up.

To ensure that outputs are at a defined logic state before a stable clock has been supplied, RESET# must be held

at a logic “Low” level during power up.

In the DDR DIMM application, RESET# is specified to be completely asynchronous with respect to CLK and CLK#.

Therefore, no timing relationship can be guaranteed between the two signals. When entering a low-power standby state,

the register will be cleared and the outputs will be driven to a logic “Low” level quickly relative to the time to disable

the differential input receivers. This ensures there are no glitches on the output. However, when coming out of low-power

standby state, the register will become active quickly relative to the time to enable the differential input receivers. When

the data inputs are at a logic level “Low” and the clock is stable during the “Low”-to-”High” transition of RESET# until

the input receivers are fully enabled, the design ensures that the outputs will remain at a logic “Low” level.

R

E

B

M

U

N

N

I

PE

M

A

N

N

I

PE

P

Y

TN

O

I

T

P

I

R

C

S

E

D

2

3

-

8

2

,

5

2

-

9

1

,

7

1

,

6

1

,

4

1

-

8

,

5

-

1)

1

:

3

1

(

QT

U

P

T

U

Ot

u

p

t

u

o

a

t

a

D

,

4

5

,

0

5

,

3

4

,

9

3

,

4

3

,

6

2

,

5

1

,

7

3

6

,

8

5

D

N

GR

W

Pd

n

u

o

r

G

4

6

,

9

5

,

7

4

,

8

3

,

3

3

,

7

2

,

8

1

,

6Q

D

D

VR

W

Pl

a

n

i

m

o

n

V

5

.

2

,

e

g

a

t

l

o

v

y

l

p

p

u

s

t

u

p

t

u

O

-

5

5

,

3

5

,

2

5

,

4

4

,

2

4

-

0

4

,

6

3

,

5

3

2

6

,

1

6

,

7

5

)

1

:

3

1

(

DT

U

P

N

It

u

p

n

i

a

t

a

D

8

4K

L

CT

U

P

N

It

u

p

n

i

k

c

o

l

c

r

e

t

s

a

m

e

v

i

t

i

s

o

P

9

4#

K

L

CT

U

P

N

It

u

p

n

i

k

c

o

l

c

r

e

t

s

a

m

e

v

i

t

a

g

e

N

0

6

,

6

4

,

7

3D

D

VR

W

Pl

a

n

i

m

o

n

V

5

.

2

,

e

g

a

t

l

o

v

y

l

p

p

u

s

e

r

o

C

1

5#

T

E

S

E

RT

U

P

N

I)

w

o

l

e

v

i

t

c

a

(

t

e

s

e

R

5

4F

E

R

VT

U

P

N

Il

a

n

i

m

o

n

V

5

.

2

,

e

g

a

t

l

o

v

e

c

n

e

r

e

f

e

r

t

u

p

n

I

R

E

B

M

U

N

N

I

PE

M

A

N

N

I

PE

P

Y

TN

O

I

T

P

I

R

C

S

E

D

6

5

,

4

5

-

0

5

,

2

2

-

8

1

,

6

1

-

0

1

,

8

-

1)

1

:

3

1

(

QT

U

P

T

U

Ot

u

p

t

u

o

a

t

a

D

8

4

,

7

3D

N

GR

W

Pd

n

u

o

r

G

5

5

,

9

4

,

4

4

,

4

3

,

7

2

,

3

2

,

7

1

,

9Q

D

D

VR

W

Pl

a

n

i

m

o

n

V

5

.

2

,

e

g

a

t

l

o

v

y

l

p

p

u

s

t

u

p

t

u

O

7

4

,

6

4

,

3

4

-

9

3

,

1

3

-

8

2

,

5

2

,

4

2)

1

:

3

1

(

DT

U

P

N

It

u

p

n

i

a

t

a

D

5

3K

L

CT

U

P

N

It

u

p

n

i

k

c

o

l

c

r

e

t

s

a

m

e

v

i

t

i

s

o

P

6

3#

K

L

CT

U

P

N

It

u

p

n

i

k

c

o

l

c

r

e

t

s

a

m

e

v

i

t

a

g

e

N

5

4

,

3

3

,

6

2D

D

VR

W

Pl

a

n

i

m

o

n

V

5

.

2

,

e

g

a

t

l

o

v

y

l

p

p

u

s

e

r

o

C

8

3#

T

E

S

E

RT

U

P

N

I)

w

o

l

e

v

i

t

c

a

(

t

e

s

e

R

2

3F

E

R

VT

U

P

N

Il

a

n

i

m

o

n

V

5

.

2

,

e

g

a

t

l

o

v

e

c

n

e

r

e

f

e

r

t

u

p

n

I

-D

A

P

r

e

t

n

e

CR

W

P)

y

l

n

o

e

g

a

k

c

a

p

2

F

L

M

(

d

n

u

o

r

G

Pin Configuration (56-Pin MLF2)