| Motore di ricerca datesheet componenti elettronici |
|
DS2148 Scheda tecnica(PDF) 36 Page - Dallas Semiconductor |
|
|
|||||||||||||||||||||||||||||
DS2148 Scheda tecnica(HTML) 36 Page - Dallas Semiconductor |
|
36 / 75 page ![]() DS2148/Q48 36 of 75 RECEIVED ALARM CRITERIA Table 7-1 ALARM E1/T1 SET CRITERIA CLEAR CRITERIA RUA1 E1 Less than two zeros in two frames (512 bits) More than two zeros in two frames (512 bits) RUA1 T1 Over a 3ms window, five or less zeros are received Over a 3ms window, six or more zeros are received RCL1 E1 255 (or 2048)2 consecutive zeros received (G.775) In 255 bit times, at least 32 ones are received RCL1 T1 192 (or 1544)2 consecutive zeros are received 14 or more ones out of 112 possible bit positions are received starting with the first one received NOTES: 1) Receive carrier loss (RCL) is also known as loss-of-signal (LOS) or Red Alarm in T1. 2) See CCR1.5 for details. SR (06H): STATUS REGISTER (MSB) (LSB) LUP LDN LOTC RUA1 RCL TCLE TOCD PRBSD SYMBOL POSITION DESCRIPTION LUP (latched) SR.7 Loop Up Code Detected. Set when the loop up code defined in registers RUPCD1 and RUPCD2 is being received. See Section 6 for details. LDN (latched) SR.6 Loop Down Code Detected. Set when the loop down code defined in registers RDNCD1 and RDNCD2 is being received. See Section 6 for details. LOTC (real time) SR.5 Loss of Transmit Clock. Set when the TCLK pin has not transitioned for 5 msec (±2msec). Will force the LOTC pin high. RUA1 (latched) SR.4 Receive Unframed All Ones. Set when an unframed all ones code is received at RRING and RTIP. See Table 7-1for details. RCL (latched) SR.3 Receive Carrier Loss. Set when a receive carrier loss condition exists at RRING and RTIP. See Table 7-1for details. TCLE (real time) SR.2 Transmit Current Limit Exceeded. Set when the 50mA (rms) current limiter is activated whether the current limiter is enabled or not. TOCD (real time) SR.1 Transmit Open Circuit Detect. Set when the device detects that the TTIP and TRING outputs are open circuited. PRBSD (real time) SR.0 PRBS Detect. Set when the receive-side detects a 215-1 (E1) or a 220-1 (T1) Pseudo Random Bit Sequence (PRBS). |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |