OA1NP datasheet(5/31 Pages) STMICROELECTRONICS

5 / 31 page

DocID025993 Rev 2

5/31

OA1NP, OA2NP, OA4NP

Electrical characteristics

VCC+ = 1.8 V with VCC- = 0 V, Vicm = VCC/2, Tamb = 25 ° C, and RL = 1 M connected to

VCC/2 (unless otherwise specified)

Table 4. Electrical characteristics

Symbol

Parameter

Conditions

Min.

Typ.

Max.

Unit

DC performance

Vio

Input offset voltage

-3

0.1

-40 °C < T< 85 °C

-3.4

3.4

V

io/T

Input offset voltage drift

-40 °C < T< 85 °C

V/°C

V

Long-term input offset

voltage drift

T = 25 °C(1)

0.18

Iio

Input offset current (2)

-40 °C < T< 85 °C

Iib

Input bias current (2)

-40 °C < T< 85 °C

CMR

Common mode rejection

ratio 20 log (

V

icm/Vio)

icm = 0 to 0.6 V, V

out = VCC/2

-40 °C < T< 85 °C

icm = 0 to 1.8 V, V

out = VCC/2

-40°C < T< 85 °C

Avd

Large signal voltage gain

Vout = 0.3 V to (VCC+ - 0.3 V)

RL = 100 k

115

-40 °C < T< 85 °C

VOH

High level output voltage



(drop from VCC+)

RL = 100 k

-40 °C < T< 85 °C

VOL

Low level output voltage

RL = 100 k

-40 °C < T< 85 °C

Iout

Output sink current

Vout = VCC, VID = -200 mV

-40 °C < T< 85 °C

Output source current

Vout = 0 V, VID = + 200 mV

-40 °C < T< 85 °C

ICC

Supply current



(per channel)

No load, Vout = VCC/2

580

750

-40 °C < T< 85 °C

800

AC performance

GBP

Gain bandwidth product

RL = 1 M, CL = 60 pF

kHz

Unity gain frequency



Phase margin

degrees

Gain margin

V

month

---------------------------

OA1NP Scheda tecnica(PDF) 5 Page - STMicroelectronics

OA1NP Scheda tecnica(HTML) 5 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

Scheda tecnica Scarica

Link URL