COP880C datasheet(21/31 Pages) NSC

21 / 31 page

Instruction Execution Time

Most instructions are single byte (with immediate addressing

mode instruction taking two bytes).

Most single instructions take one cycle time to execute.

Skipped instructions require x number of cycles to be

skipped, where x equals the number of bytes in the skipped

instruction opcode.

See the BYTES and CYCLES per INSTRUCTION table for

details.

BYTES and CYCLES per

INSTRUCTION

The following table shows the number of bytes and cycles for

each instruction in the format of byte/cycle.

Arithmetic and Logic Instructions

[B]

Direct

Immed.

ADD

1/1

3/4

2/2

ADC

1/1

3/4

2/2

SUBC

1/1

3/4

2/2

AND

1/1

3/4

2/2

1/1

3/4

2/2

XOR

1/1

3/4

2/2

IFEQ

1/1

3/4

2/2

IFGT

1/1

3/4

2/2

IFBNE

1/1

DRSZ

1/3

SBIT

1/1

3/4

RBIT

1/1

3/4

IFBIT

1/1

3/4

Memory Transfer Instructions

Indirect

Direct

Immed.

Auto Incr & Decr

[B]

[X]

[B+, B−]

[X+, X−]

X A, (Note 24)

1/1

1/3

2/3

1/2

1/3

LD A, (Note 24)

1/1

1/3

2/3

2/2

1/2

1/3

LD B,Imm

1/1

(If B < 16)

LD B,Imm

2/3

(If B > 15)

LD Mem,Imm

2/2

3/3

2/2

LD Reg,Imm

2/3

Note 24:

= > Memory location addressed by B or X or directly.

Instructions UsingA&C

CLRA

1/1

INCA

1/1

DECA

1/1

LAID

1/3

DCORA

1/1

RRCA

1/1

SWAPA

1/1

IFC

1/1

IFNC

1/1

Transfer of Control Instructions

JMPL

3/4

JMP

2/3

1/3

JSRL

3/5

JSR

2/5

JID

1/3

RET

1/5

RETSK

1/5

RETI

1/5

INTR

1/7

NOP

1/1

The following table shows the instructions assigned to un-

used opcodes. This table is for information only. The opera-

tions performed are subject to change without notice. Do not

use these opcodes.

COP880C Scheda tecnica(PDF) 21 Page - National Semiconductor (TI)

COP880C Scheda tecnica(HTML) 21 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

Scheda tecnica Scarica

Link URL