R5F564MLGDLC datasheet(140/228 Pages) RENESAS

140 / 228 page

R01DS0173EJ0110 Rev.1.10

Page 140 of 228

Oct 24, 2016

RX64M Group

5. Electrical Characteristics

5.2

DC Characteristics

Note 1. This does not include the pins, which are multiplexed as ports for 5 V tolerant.

Note 2. Ports 07, 11 to 17, 20, 21, 30 to 33, 67, and C0 to C3 are 5 V tolerant.

Note 3. For P32, P31, and P30, input as follows when the VBATT power supply is selected.

VIH Min. = VBATT × 0.8, VIH Max. = VBATT + 0.3, VIL Min. = –0.3, VIL Max. = VBATT × 0.2 (VBATT = 2.0 to 3.6 V)

Table 5.2

DC Characteristics (1)

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 ≤ VREFH0 ≤ AVCC0,

VCC_USBA = AVCC_USBA = 3.0 to 3.6 V,

VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = VSS1_USBA = VSS2_USBA = PVSS_USBA = AVSS_USBA = 0 V,

Ta = Topr

Item

Symbol

Min.

Typ.

Max.

Unit

Test

Conditions

Schmitt trigger

input voltage

IRQ input pin*1

MTU input pin*1

GPT input pin*1

POE3 input pin*1

TPU input pin*1

TMR input pin*1

SCI input pin*1

ADTRG# input pin*1

RES#, NMI

VIH

VCC × 0.8

—

VCC + 0.3

VIL

–0.3

—

VCC × 0.2

∆V

VCC × 0.06

—

RIIC input pin

(except for SMBus)

VIH

VCC × 0.7

—

VCC + 3.6

(

≤ 5.8 max.)

VIL

–0.3

—

VCC × 0.3

∆V

VCC × 0.05

—

Ports for 5 V tolerant*2

VIH

VCC × 0.8

—

VCC + 3.6

(

≤ 5.8 max.)

VIL

–0.3

—

VCC × 0.2

Other input pins excluding ports

for 5 V tolerant*3

VIH

VCC × 0.8

—

VCC + 0.3

VIL

–0.3

—

VCC × 0.2

Input high voltage

(except for Schmitt

trigger input pin)

MD pin, EMLE

VIH

VCC × 0.9

—

VCC + 0.3

EXTAL, RSPI input pin,

EXDMAC input pin, WAIT#,

TCK, SSI input pin,

SDHI input pin, MMC input pin,

PDC input pin, QSPI input pin

VCC × 0.8

—

VCC + 0.3

ETHERC input pin

2.3

—

VCC + 0.3

D0 to D31

VCC × 0.7

—

VCC + 0.3

RIIC (SMBus)

2.1

—

5.8

Input low voltage

(except for Schmitt

trigger input pin)

MD pin, EMLE

VIL

–0.3

—

VCC × 0.1

EXTAL, RSPI input pin,

ETHERC input pin,

EXDMAC input pin, WAIT#, TCK,

SSI input pin,

SDHI input pin, MMC input pin,

PDC input pin, QSPI input pin

–0.3

—

VCC × 0.2

D0 to D31

–0.3

—

VCC × 0.3

RIIC (SMBus)

–0.3

—

0.8

R5F564MLGDLC Scheda tecnica(PDF) 140 Page - Renesas Technology Corp

R5F564MLGDLC Scheda tecnica(HTML) 140 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL