R5F56519FDFP datasheet(4/190 Pages) RENESAS

4 / 190 page

RX65N Group, RX651 Group

1. Overview

R01DS0276EJ0100 Rev.1.00

Page 4 of 190

Aug 24, 2016

Interrupt

Interrupt controller

(ICUB)

 Peripheral function interrupts: 243 sources

 External interrupts: 16 (pins IRQ0 to IRQ15)

 Software interrupts: 2 sources

 Non-maskable interrupts: 7 sources

 Sixteen levels specifiable for the order of priority

 Method of interrupt source selection:

The interrupt vectors consist of 256 vectors (128 sources are fixed. The remaining 128

vectors are selected from among the other 112 sources.)

External bus extension

 The external address space can be divided into eight areas (CS0 to CS7), each with

independent control of access settings.

Capacity of each area: 16 Mbytes (CS0 to CS7)

A chip-select signal (CS0# to CS7#) can be output for each area.

Each area is specifiable as an 8-, or 16-bit bus space.

The data arrangement in each area is selectable as little or big endian (only for data).

 SDRAM interface connectable

 Bus format: Separate bus, multiplex bus

 Wait control

 Write buffer facility

DMA

DMA controller

(DMACAa)

 8 channels

 Three transfer modes: Normal transfer, repeat transfer, and block transfer

 Activation sources: Software trigger, external interrupts, and interrupt requests from

peripheral functions

EXDMA controller

(EXDMACa)

 2 channels

Four transfer modes: Normal transfer, repeat transfer, block transfer, and cluster

transfer

 Single-address transfer enabled with the EDACKn signal

 Activation sources: Software trigger, external DMA requests (EDREQn), and interrupt

requests from peripheral functions

Data transfer controller

(DTCb)

 Three transfer modes: Normal transfer, repeat transfer, and block transfer

 Activation sources: External interrupts and interrupt requests from peripheral functions

 Sequence transfer

I/O ports

Programmable I/O ports

 I/O ports for the 145-pin TFLGA and 144-pin LFQFP

I/O pins: 111

Input pin: 1

Pull-up resistors: 111

Open-drain outputs: 111

5-V tolerance: 18

 I/O ports for the 100-pin TFLGA and 100-pin LFQFP

I/O pins: 78

Input pin: 1

Pull-up resistors: 78

Open-drain outputs: 78

5-V tolerance: 17

Event link controller (ELC)

 Event signals such as interrupt request signals can be interlinked with the operation of

functions such as timer counting, eliminating the need for intervention by the CPU to

control the functions.

 83 internal event signals can be freely combined for interlinked operation with

connected functions.

 Event signals from peripheral modules can be used to change the states of output pins

(of ports B and E).

 Changes in the states of pins (of ports B and E) being used as inputs can be interlinked

with the operation of peripheral modules.

Timers

16-bit timer pulse unit

(TPUa)

 (16 bits × 6 channels) × 1 unit

 Maximum of 16 pulse-input/output possible

 Select from among seven or eight counter-input clock signals for each channel

 Input capture/output compare function

 Output of PWM waveforms in up to 15 phases in PWM mode

 Support for buffered operation, phase-counting mode (two phase encoder input) and

cascade-connected operation (32 bits × 2 channels) depending on the channel.

 PPG output trigger can be generated

 Capable of generating conversion start triggers for the A/D converters

 Digital filtering of signals from the input capture pins

 Event linking by the ELC

Table 1.1

Outline of Specifications (3/8)

Classification

Module/Function

Description

R5F56519FDFP Scheda tecnica(PDF) 4 Page - Renesas Technology Corp

R5F56519FDFP Scheda tecnica(HTML) 4 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL