AD9410 datasheet(6/20 Pages) AD

6 / 20 page

REV. 0

AD9410

–6–

PIN FUNCTION DESCRIPTIONS

Pin No.

Mnemonic

Function

1, 2, 8, 9, 12, 13, 16, 17, 20, 21, 24,

AGND

Analog Ground.

27, 28, 29, 30, 71, 72, 73, 74, 77, 78

3, 7, 14, 15

VCC

5 V Supply. (Regulate to within

±5%.)

REFOUT

Internal Reference Output.

REFIN

Internal Reference Input.

DNC

Do Not Connect.

AIN

Analog Input—True.

AIN

Analog Input—Complement.

ENCODE

Clock Input—True.

ENCODE

Clock Input—Complement.

Data Sync (Input)—True. Tie LOW if not used.

Data Sync (Input)—Complement. Float and decouple with 0.1

µF

capacitor if not used.

25, 26, 31, 32, 69, 70, 75, 76

3.3 V Analog Supply. (Regulate to within

±5%.)

33, 40, 49, 52, 59, 68

DGND

Digital Ground.

34, 41, 48, 53, 60, 67

VDD

3.3 V Digital Output Supply. (2.5 V to 3.6 V)

35–39

DB0–DB4

Digital Data Output for Channel B. (LSB = DB0.)

42–46

DB5–DB9

Digital Data Output for Channel B. (MSB = DB9.)

ORB

Data Overrange for Channel B.

DCO

Clock Output—Complement.

DCO

Clock Output—True.

54–58

DA0–DA4

Digital Data Output for Channel A. (LSB = DA0.)

61–65

DA5–DA9

Digital Data Output for Channel A. (MSB = DA9.)

ORA

Data Overrange for Channel A.

DFS

Data Format Select. HIGH = Two’s Complement, LOW = Binary.

I/P

Interleaved or Parallel Output Mode. Low = Parallel Mode, High =

Interleaved Mode. If tying high, use a current limiting series resistor

(2.5 k

Ω) to the 5 V supply.

AD9410 Scheda tecnica(PDF) 6 Page - Analog Devices

AD9410 Scheda tecnica(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

Scheda tecnica Scarica

Link URL