WM8255 datasheet(10/49 Pages) CIRRUS

10 / 49 page

Production Data

WM8255

PD, Rev 4.7, August 2013

INPUT VIDEO SAMPLING

Figure 1 Input Video Timing

Note:

See Page 35 (Programmable VSMP Detect Circuit) for video sampling description.

Test Conditions

AVDD1 = 5.75V, DVDD = 3.3V, AGND = DGND = AVDD2 = 0V, TA = 25C, MCLK = 24MHz unless otherwise stated.

PARAMETER

SYMBOL

TEST CONDITIONS

MIN

TYP

MAX

UNITS

MCLK period

tPER

41.5

MCLK high period

tMCLKH

MCLK low period

tMCLKL

VSMP period

tVPER

VSMP set-up time

tVSMPSU

VSMP hold time

tVSMPH

Video level set-up time

tVSU

Video level hold time

tVH

Reset level set-up time

tRSU

Reset level hold time

tRH

Notes:

tVSU and tRSU denote the set-up time required after the input video signal has settled.

Parameters are measured at 50% of the rising/falling edge.

OUTPUT DATA TIMING

MCLK

OP[3:0]

Figure 2 Output Data Timing

Test Conditions

AVDD1 = 5.75V, DVDD = 3.3V, AGND = DGND = AVDD2 = 0V, TA = 25C, MCLK = 24MHz unless otherwise stated.

PARAMETER

SYMBOL

TEST CONDITIONS

MIN

TYP

MAX

UNITS

Output propagation delay

tPD

IOH = 1mA, IOL = 1mA

MCLK

VSMP

INPUT

VIDEO

PER

VSMPSU

VSMPH

VSU

RSU

MCLKL

MCLKH

VPER

RSU

WM8255 Scheda tecnica(PDF) 10 Page - Cirrus Logic

WM8255 Scheda tecnica(HTML) 10 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

Scheda tecnica Scarica

Link URL