IRCC datasheet(25/79 Pages) SMSC

25 / 79 page

SCE CONTROLS

The IrCC SCE Registers are arranged in 7-byte

blocks. Of the eight possible register blocks, five

are used in this implementation.

The Master Block Control Register controls

access to the register blocks.

Table 13 lists all of the SCE registers in all

blocks.

Table 13 - SCE Register Addressing

BLOCK

ADDRESS

DIRECTION

R/W

Master Control

R/W

Data Register

Interrupt Identification

R/W

Interrupt Enable

Line Status (read)

Line Status Address (write)

R/W

Line Control A

R/W

Line Control B

R/W

Bus Status

R/W

SCE Configuration A

R/W

SCE Configuration B

R/W

FIFO Threshold

R/W

Consumer IR Control

R/W

Consumer IR Carrier Rate

R/W

Consumer IR Bit Rate

SMSC ID (high)

SMSC ID (low)

CHIP ID

VERSION Number

IRQ Level

DMA Channel

R/W

IrDA Control

BOF Count (high)

R/W

BOF Count (low)

R/W

Brick Wall Count (low)

R/W

BW Count (high)

Tx Data Size (high)

R/W

Tx Data Size (low)

R/W

Rx Data Size (high)

R/W

Rx Data Size (low)

IRCC Scheda tecnica(PDF) 25 Page - SMSC Corporation

IRCC Scheda tecnica(HTML) 25 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Scheda tecnica Scarica

Link URL