IS24C64 datasheet(2/11 Pages) ISSI

2 / 11 page

Integrated Silicon Solution, Inc. — 1-800-379-4774

PRELIMINARY INFORMATION

Rev. 00B

04/04/01

IS24C32-2/3

IS24C64-2/3

ISSI®

CONTROL

LOGIC

SLAVE ADDRESS

COMPARATOR

WORD ADDRESS

COUNTER

HIGH VOLTAGE

GENERATOR,

TIMING & CONTROL

EEPROM

ARRAY

DECODER

DATA

Clock

DI/O

ACK

GND

SCL

SDA

Vcc

nMOS

PIN DESCRIPTIONS

A0-A2

Address Inputs

SDA

Serial Address/Data I/O

SCL

Serial Clock Input

Write Protect Input

Vcc

Power Supply

GND

Ground

SCL

This input clock pin is used to synchronize the data

transfer to and from the device.

SDA

The SDA is a Bi-directional pin used to transfer addresses

and data into and out of the device. The SDA pin is an open

drain output and can be wire-Ored with other open drain

or open collector outputs. The SDA bus

requires a pullup

resistor to Vcc.

A0, A1, A2

The A0, A1 and A2 are the device address inputs that are

hardwired or left not connected for hardware compatibility

PIN CONFIGURATION

8-Pin DIP and SOIC

GND

VCC

SCL

SDA

FUNCTIONAL BLOCK DIAGRAM

with the 24C16. When pins are hardwired, as many as

eight 32K/64K devices may be addressed on a single bus

system. When the pins are not hardwired, the default A0,

A1,and A2 are zero..

WP is the Write Protect pin. If the WP pin is tied to Vcc

the entire array becomes Write Protected (Read only).

When WP is tied to GND or left floating normal read/write

operations are allowed to the device.

IS24C64 Scheda tecnica(PDF) 2 Page - Integrated Silicon Solution, Inc

IS24C64 Scheda tecnica(HTML) 2 Page - Integrated Silicon Solution, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11

Scheda tecnica Scarica

Link URL