 |
Motore di ricerca datesheet componenti elettronici |
|
|
Motore di ricerca datesheet componenti elettronici |
|
PC87372 Scheda tecnica(PDF) 23 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87372 Scheda tecnica(HTML) 23 Page - National Semiconductor (TI) |
|
|
23 / 144 page  1.0 Signal/Pin Connection and Description (Continued) 23 www.national.com Revision 1.2 Keyboard and Mouse Controller (KBC) KBRST 7 VDD3 PU30 GA20 5 VDD3 PU30 System Wake-Up Control (SWC) SIOPME 99 VSB3 PU30 Programmable1 General-Purpose Input/Output (GPIO) Ports GPIOE00-07 106-103, 108, 109, 111, 112 VSB3 PU30 Programmable2 GPIOE10-13 116, 114, 115, 113 VSB3 PU30 Programmable2 GPIO14 101 VSB3 PU30 Programmable2 Glue Functions PWRGD_PS 82 VSB3 PU90 CPU_PRESENT 83 VSB3 PU90 FPRST 75 VSB3 PU90 PRIMARY_HD 67 VDD3 PU90 SECONDARY_HD 68 VDD3 PU90 SCSI 69 VDD3 PU90 Strap Configuration BADDR 30 VDD3 PU30 Strap3 TRIS 26 VDD3 PU30 Strap3 TEST 27 VDD3 PU30 Strap3 1. Enabled only when the OD6 buffer type is selected (OD6 is the default at reset). 2. Default at reset: disabled. 3. Active only during VDD Power-Up reset. Table 3. Internal Pull-Up and Pull-Down Resistors (Continued) Signal Pin(s) Power Well Type Comments |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Italian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
