Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

ST62E40B Scheda tecnica(PDF) 54 Page - STMicroelectronics

Il numero della parte ST62E40B
Spiegazioni elettronici  8-BIT OTP/EPROM MCU WITH LCD DRIVER, EEPROM AND A/D CONVERTER
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST62E40B Scheda tecnica(HTML) 54 Page - STMicroelectronics

Back Button ST62E40B Datasheet HTML 50Page - STMicroelectronics ST62E40B Datasheet HTML 51Page - STMicroelectronics ST62E40B Datasheet HTML 52Page - STMicroelectronics ST62E40B Datasheet HTML 53Page - STMicroelectronics ST62E40B Datasheet HTML 54Page - STMicroelectronics ST62E40B Datasheet HTML 55Page - STMicroelectronics ST62E40B Datasheet HTML 56Page - STMicroelectronics ST62E40B Datasheet HTML 57Page - STMicroelectronics ST62E40B Datasheet HTML 58Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 76 page
background image
54/76
ST62T40B/E40B
POWER SUPPLY SUPERVISOR (Continued)
4.6.2 PSS Register
The PSS register permits control over the PSS de-
vice. The register can be addressed in the data
space as a RAM location at DAh. This register is
cleared after Reset.
PSS Status Control Register (PSSCR)
Address: DAh - Read/Write
Bit 7 = PIF. Interrupt flag bit. This bit is the interrupt
flag. This bit is set (resp. cleared) as soon as the
equality between nxVPSS and mxVDD/13 (resp.
(m+1)xVDD/13) occurs.
Bit 6 = PEI. Interrupt mask bit. This bit is the au-
thorization bit of the interrupt request: – If PEI is
set, the interrupt request can reach the Core. – If
PEI is cleared, the interrupt request cannot reach
the Core.
Bits 5-4 = PDV1, PDV0. Division rate selection bit.
The PDV1/0 bits are used to select the rate of divi-
sion
of
the
VDD
voltage
(mxVDD/13
or
(m+1)xVDD/13, according to the hysteresis).
Table 24. VDDVoltage division rate selection
bits
Bits 3-1 = PDR2, PDR1, PDR0. Division rate se-
lection bit. The PDR2/1/0 bits are used to inhibit
the PSS device and to select the division rate of
the PSS voltage (nxVPSS/13).
Bit 0 = D0. The PSS comparator output is valid 8
cycle times after the programming of the PDR2/1/0
bits. It is forced to zero in the meantime.
Table 25. PSS Voltage division rate selection bits
70
PIF
PEI
PDV1
PSS
PDV0
PSS
PDR2
PSS
PDR1
PSS
PDR0
PSS
D0
PDV1
PDV0
mxVDD/13
(m+ 1) xVDD/13
0
0
3xVDD/13
4xVDD/13
0
1
5xVDD/13
6xVDD/13
1
0
6xVDD/13
7xVDD/13
1
1
7xVDD/13
8xVDD/13
PDR2
PDR1
PDR0
PSS State
nxVPSS/13
0
0
0
IDLE
0
0
1
BUSY
4xVPSS/13
0
1
0
BUSY
5xVPSS/13
0
1
1
BUSY
6xVPSS/13
1
0
0
BUSY
7xVPSS/13
1
0
1
BUSY
VPSS
626



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com