AD9236 datasheet(16/37 Pages) AD

16 / 37 page

Data Sheet

AD9236

Rev. C | Page 15 of 36

The SHA can be driven from a source that keeps the signal

peaks within the allowable range for the selected reference

voltage. The minimum and maximum common-mode input

levels are defined as:

VREF

VCM MIN =

(

)

VREF

AVDD

VCM MAX

The minimum common-mode input level allows the AD9236 to

accommodate ground referenced inputs.

Although optimum performance is achieved with a differential

input, a single-ended source can be applied to VIN+ or VIN–.

In this configuration, one input accepts the signal, while the

opposite input should be set to midscale by connecting it to an

appropriate reference. For example, a 2 V p-p signal can be

applied to VIN+ while a 1 V reference is applied to VIN–. The

AD9236 then accepts an input signal varying between 2 V and

0 V. In the single-ended configuration, distortion performance

can degrade significantly as compared to the differential case.

However, the effect is less noticeable at lower input frequencies.

Differential Input Configurations

As previously detailed, optimum performance is achieved while

driving the AD9236 in a differential input configuration. For

baseband applications, the AD8138 differential driver provides

excellent performance and a flexible interface to the ADC. The

output common-mode voltage of the AD8138 is easily set to

AVDD/2, and the driver can be configured in a Sallen-Key filter

topology to provide band limiting of the input signal.

AD9236

VIN+

VIN–

AGND

AVDD

1V p-p

49.9

Ω

523

Ω

0.1

µF

Ω

20pF

499

Ω

499

Ω

499

Ω

AD8138

03066-0-013

Figure 28. Differential Input Configuration Using the AD8138

At input frequencies in the second Nyquist zone and above, the

performance of most amplifiers is not adequate to achieve the

true performance of the AD9236. This is especially true in IF

undersampling applications where frequencies in the 70 MHz

to 100 MHz range are being sampled. For these applications,

differential transformer coupling is the recommended input

configuration. The value of the shunt capacitor is dependent

on the input frequency and source impedance and should be

reduced or removed. An example is shown in Figure 29.

03600-0-014

AD9236

VIN+

VIN–

AVDD

AGND

Ω

20pF

49.9

Ω

0.1

µF

2V p-p

Figure 29. Differential Transformer-Coupled Configuration

The signal characteristics must be considered when selecting

a transformer. Most RF transformers saturate at frequencies

below a few MHz, and excessive signal power can also cause

core saturation, which leads to distortion.

Single-Ended Input Configuration

A single-ended input can provide adequate performance in

cost-sensitive applications. In this configuration, there is a

degradation in SFDR and distortion performance due to the

large input common-mode swing (see Figure 14). However, if

the source impedances on each input are matched, there should

be little effect on SNR performance. Figure 30 details a typical

single-ended input configuration.

03600-A-015

AD9236

VIN+

VIN–

AVDD

AGND

2V p-p

Ω

20pF

49.9

Ω

0.33

µF

0.1

µF

Ω

Figure 30. Single-Ended Input Configuration

CLOCK INPUT CONSIDERATIONS

Typical high speed ADCs use both clock edges to generate a

variety of internal timing signals, and as a result can be sensitive

to clock duty cycle. Commonly a 5% tolerance is required on

the clock duty cycle to maintain dynamic performance

characteristics. The AD9236 contains a clock

duty cycle stabilizer (DCS) that retimes the nonsampling edge,

providing an internal clock signal with a nominal 50% duty

cycle. This allows a wide range of clock input duty cycles

without affecting the performance of the AD9236. As shown in

Figure 22, noise and distortion performance is nearly flat for a

30% to 70% duty cycle with the DCS on.

The duty cycle stabilizer uses a delay-locked loop (DLL) to

create the nonsampling edge. As a result, any changes to the

sampling frequency require approximately 100 clock cycles to

allow the DLL to acquire and lock to the new rate.

AD9236 Scheda tecnica(PDF) 16 Page - Analog Devices

AD9236 Scheda tecnica(HTML) 16 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

Scheda tecnica Scarica

Link URL