AD9259 datasheet(12/53 Pages) AD

12 / 53 page

Data Sheet

AD9259

Rev. E | Page 11 of 52

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

VIN + A

VIN – A

AVDD

VIN + D

VIN – D

DRVDD

NOTES

1. THE EXPOSED THERMAL PAD ON THE BOTTOM OF THE PACKAGE PROVIDES THE

ANALOG GROUND FOR THE PART. THIS EXPOSED PAD MUST BE CONNECTED TO

GROUND FOR PROPER OPERATIONAL.

DRGND

CLK+

CLK–

AVDD

DRVDD

DRGND

AVDD

CSB

SCLK/DTP

SDIO/ODM

PDWN

AVDD

PIN 1

INDICATOR

EXPOSED PADDLE, PIN 0

(BOTTOM OF PACKAGE)

AD9259

TOP VIEW

Figure 5.Pin Configuration

Table 7. Pin Function Descriptions

Pin No.

Mnemonic

Description

AGND

Analog Ground (Exposed Paddle)

1, 2, 5, 6, 9, 10, 27, 32,

35, 36, 39, 45, 46

AVDD

1.8 V Analog Supply

11, 26

DRGND

Digital Output Driver Ground

12, 25

DRVDD

1.8 V Digital Output Driver Supply

VIN − D

ADC D Analog Input Complement

VIN + D

ADC D Analog Input True

CLK−

Input Clock Complement

CLK+

Input Clock True

D − D

ADC D Digital Output Complement

D + D

ADC D Digital Output True

D − C

ADC C Digital Output Complement

D + C

ADC C Digital Output True

D − B

ADC B Digital Output Complement

D + B

ADC B Digital Output True

D − A

ADC A Digital Output Complement

D + A

ADC A Digital Output True

FCO−

Frame Clock Output Complement

FCO+

Frame Clock Output True

DCO−

Data Clock Output Complement

DCO+

Data Clock Output True

SCLK/DTP

Serial Clock/Digital Test Pattern

SDIO/ODM

Serial Data I/O/Output Driver Mode

AD9259 Scheda tecnica(PDF) 12 Page - Analog Devices

AD9259 Scheda tecnica(HTML) 12 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

Scheda tecnica Scarica

Link URL