AD9280-EB datasheet(4/25 Pages) AD

4 / 25 page

Parameter

Symbol

Min

Typ

Max

Units

Condition

DIGITAL INPUTS

High Input Voltage

VIH

2.4

Low Input Voltage

VIL

0.3

DIGITAL OUTPUTS

High-Z Leakage

IOZ

–10

+10

µA

Output = GND to VDD

Data Valid Delay

tOD

CL = 20 pF

Data Enable Delay

tDEN

Data High-Z Delay

tDHZ

LOGIC OUTPUT (with DRVDD = 3 V)

High Level Output Voltage (IOH = 50 µA)

VOH

+2.95

High Level Output Voltage (IOH = 0.5 mA)

VOH

+2.80

Low Level Output Voltage (IOL = 1.6 mA)

VOL

+0.4

Low Level Output Voltage (IOL = 50 µA)

VOL

+0.05

LOGIC OUTPUT (with DRVDD = 5 V)

High Level Output Voltage (IOH = 50 µA)

VOH

+4.5

High Level Output Voltage (IOH = 0.5 mA)

VOH

+2.4

Low Level Output Voltage (IOL = 1.6 mA)

VOL

+0.4

Low Level Output Voltage (IOL = 50 µA)

VOL

+0.1

CLOCKING

Clock Pulsewidth High

tCH

14.7

Clock Pulsewidth Low

tCL

14.7

Pipeline Latency

Cycles

CLAMP

Clamp Error Voltage

EOC

±60

±80

CLAMPIN = +0.5 V to +2.0 V,

RIN = 10 Ω

Clamp Pulsewidth

tCPW

µsC

IN = 1 µF (Period = 63.5 µs)

NOTES

1See Figures 1a and 1b.

Specifications subject to change without notice.

AD9280

REFTS

REFBS

MODE

AVDD

10k

0.4

VDD

AD9280

REFTS

REFBF

MODE

REFTF

REFBS

4.2k

Figure 1. Equivalent Input Load

AD9280

–3–

REV. E

AD9280-EB Scheda tecnica(PDF) 4 Page - Analog Devices

AD9280-EB Scheda tecnica(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25

Scheda tecnica Scarica

Link URL