Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

ADG3249BRJ-R2 Scheda tecnica(PDF) 10 Page - Analog Devices

Il numero della parte ADG3249BRJ-R2
Spiegazioni elettronici  2.5 V/3.3 V, 2:1 Multiplexer/ Demultiplexer Bus Switch
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

ADG3249BRJ-R2 Scheda tecnica(HTML) 10 Page - Analog Devices

Back Button ADG3249BRJ-R2 Datasheet HTML 4Page - Analog Devices ADG3249BRJ-R2 Datasheet HTML 5Page - Analog Devices ADG3249BRJ-R2 Datasheet HTML 6Page - Analog Devices ADG3249BRJ-R2 Datasheet HTML 7Page - Analog Devices ADG3249BRJ-R2 Datasheet HTML 8Page - Analog Devices ADG3249BRJ-R2 Datasheet HTML 9Page - Analog Devices ADG3249BRJ-R2 Datasheet HTML 10Page - Analog Devices ADG3249BRJ-R2 Datasheet HTML 11Page - Analog Devices ADG3249BRJ-R2 Datasheet HTML 12Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 10 / 12 page
background image
REV. 0
–10–
ADG3249
Analog Switching
Bus switches can be used in many analog switching applications,
for example, video graphics. Bus switches can have lower on
resistance, smaller ON and OFF channel capacitance, and thus
improved frequency performance than their analog counterparts.
The bus switch channel itself, consisting solely of an NMOS
switch, limits the operating voltage (see TPC 1 for a typical
plot), but in many cases, this does not present an issue.
Multiplexing
Many systems, such as docking stations and memory banks,
have a large number of common bus signals. Common prob-
lems faced by designers of these systems include
• Large delays caused by capacitive loading of the bus
• Noise due to simultaneous switching of the address and data
bus signals
Figure 11 shows an array of memory banks in which each ad-
dress and data signal is loaded by the sum of the individual
loads. If a bus switch is used as shown in Figure 12, the output
load on the memory address and data bits is halved. The speed
at which the selected bank’s data can flow is much improved
because the capacitance loading is halved and the switches
introduce negligible propagation delay. Bus noise is also reduced.
High Impedance during Power-Up/Power-Down
To ensure the high impedance state during power-up or power-
down,
EN should be tied to V
CC through a pull-up resistor; the
minimum value of the resistor is determined by the current-
sinking capability of the driver.
MEMORY
ADDRESS
DATA
MEMORY
BANK B
MEMORY
BANK C
MEMORY
BANK D
MEMORY
BANK A
Figure 11. All Memory Banks Are Permanently
Connected to the Bus
MEMORY
ADDRESS
DATA
MEMORY
BANK B
MEMORY
BANK C
MEMORY
BANK D
MEMORY
BANK A
Figure 12. ADG3249 Used to Reduce Both Access
Time and Noise



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com