AD5522JSVDZ datasheet(41/65 Pages) AD

Il numero della parte	AD5522JSVDZ

Spiegazioni elettronici	Quad Parametric Measurement Unit with Integrated 16-Bit Level Setting DACs

PDF	65 Pages

Scroll/Zoom	100%

Produttore elettronici	AD [Analog Devices]

Homepage	http://www.analog.com

Logo

41 / 65 page

AD5522

Data Sheet

Rev. E | Page 40 of 64

CIRCUIT OPERATION

FORCE VOLTAGE (FV) MODE

Most PMU measurements are performed in force voltage/measure

current (FVMI) mode, for example, when the device is used as a

device power supply, or in continuity or leakage testing. In force

voltage (FV) mode, the voltage forced is mapped directly to the

DUT. The measure voltage amplifier completes the loop, giving

negative feedback to the forcing amplifier (see Figure 54).

The forced voltage can be calculated as follows:

Forced Voltage at DUT = VOUT

VOUT = 4.5 × VREF × (DAC_CODE/216) − (3.5 × VREF ×

(OFFSET_DAC_CODE/216)) + DUTGND

where:

VOUT is the voltage of the FIN DAC (see the DAC Levels

section).

DUTGND

MEASVHx

DUT

RSENSE

(UP TO

±80mA)

RSENSE

EXTMEASIHx

EXTMEASILx

FOHx

EXTFOHx

CFFx

FIN

FORCE

AMPLIFIER

INTERNAL RANGE SELECT

(±5µA, ±20µA, ±200µA, ±2mA)

DAC

–

×5 OR

×10

×1

AGND

MEASURE VOLTAGE AMPLIFIER

MEASOUTx

VMID TO

CENTER

I RANGE

×1 OR

×0.2

Ω

2kΩ

Ω

Figure 54. Forcing Voltage, Measuring Current

AD5522JSVDZ Scheda tecnica(PDF) 41 Page - Analog Devices

AD5522JSVDZ Scheda tecnica(HTML) 41 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

Scheda tecnica Scarica

Link URL