Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

AD5522JSVDZ Scheda tecnica(PDF) 13 Page - Analog Devices

Il numero della parte AD5522JSVDZ
Spiegazioni elettronici  Quad Parametric Measurement Unit with Integrated 16-Bit Level Setting DACs
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

AD5522JSVDZ Scheda tecnica(HTML) 13 Page - Analog Devices

Back Button AD5522JSVDZ Datasheet HTML 9Page - Analog Devices AD5522JSVDZ Datasheet HTML 10Page - Analog Devices AD5522JSVDZ Datasheet HTML 11Page - Analog Devices AD5522JSVDZ Datasheet HTML 12Page - Analog Devices AD5522JSVDZ Datasheet HTML 13Page - Analog Devices AD5522JSVDZ Datasheet HTML 14Page - Analog Devices AD5522JSVDZ Datasheet HTML 15Page - Analog Devices AD5522JSVDZ Datasheet HTML 16Page - Analog Devices AD5522JSVDZ Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 65 page
background image
AD5522
Data Sheet
Rev. E | Page 12 of 64
Parameter 1, 2, 3
DVCC, Limit at TMIN, TMAX
Unit
Description
2.3V to 2.7V
2.7V to 3.6V
4.5V to 5.25V
t16
1.8
1.2
0.9
µs min
RESET pulse width low
t17
670
700
750
µs max
RESET time indicated by BUSY low
t18
400
400
400
ns min
Minimum SYNC high time in readback mode
t195, 6
60
45
25
ns max
SCLK rising edge to SDO valid; DVCC = 5 V to 5.25 V
1
Guaranteed by design and characterization; not production tested.
2
All input signals are specified with tR = tF = 2 ns (10% to 90% of DVCC) and timed from a voltage level of 1.2 V.
3
See Figure 5 and Figure 6.
4
Writes to more than one X1 register engages the calibration engine for longer times, shown by the BUSY low time, t10. Subsequent writes to one or more X1 registers
should either be timed or should wait until BUSY returns high (see Figure 56). This is required to ensure that data is not lost or overwritten.
5
t19 is measured with the load circuit shown in Figure 4.
6
SDO output slows with lower DVCC supply and may require use of a slower SCLK.
Table 3. LVDS Interface
DVCC, Limit at TMIN, TMAX
Parameter1, 2, 3
2.7 V to 3.6 V
4.5 V to 5.25 V
Unit
Description
t1
20
12
ns min
SCLK cycle time
t2
8
5
ns min
SCLK pulse width high and low time
t3
3
3
ns min
SYNC to SCLK setup time
t4
3
3
ns min
Data setup time
t5
5
3
ns min
Data hold time
t6
3
3
ns min
SCLK to SYNC hold time
t74
45
25
ns min
SCLK rising edge to SDO valid
t8
150
150
ns min
Minimum SYNC high time in write mode after
X1 register write
70
70
ns min
Minimum SYNC high time in write mode after
any other register write
400
400
ns min
Minimum SYNC high time in readback mode
1
Guaranteed by design and characterization; not production tested.
2
All input signals are specified with tR = tF = 2 ns (10% to 90% of DVCC) and timed from a voltage level of 1.2 V.
3
See Figure 7.
4
SDO output slows with lower DVCC supply and may require use of slower SCLK.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com