HT48C06 datasheet(21/38 Pages) HOLTEK

21 / 38 page

AND A,[m]

Logical AND accumulator with data memory

Description

Data in the accumulator and the specified data memory perform a bitwise logical_AND op-

eration. The result is stored in the accumulator.

Operation

ACC

¬ ACC ²AND² [m]

Affected flag(s)

PDF

¾¾¾

¾¾

AND A,x

Logical AND immediate data to the accumulator

Description

Data in the accumulator and the specified data perform a bitwise logical_AND operation.

The result is stored in the accumulator.

Operation

ACC

¬ ACC ²AND² x

Affected flag(s)

PDF

¾¾¾

¾¾

ANDM A,[m]

Logical AND data memory with the accumulator

Description

Data in the specified data memory and the accumulator perform a bitwise logical_AND op-

eration. The result is stored in the data memory.

Operation

[m]

¬ ACC ²AND² [m]

Affected flag(s)

PDF

¾¾¾

¾¾

CALL addr

Subroutine call

Description

The instruction unconditionally calls a subroutine located at the indicated address. The

program counter increments once to obtain the address of the next instruction, and pushes

this onto the stack. The indicated address is then loaded. Program execution continues

with the instruction at this address.

Operation

Stack

¬ PC+1

¬ addr

Affected flag(s)

PDF

¾¾¾¾¾¾

CLR [m]

Clear data memory

Description

The contents of the specified data memory are cleared to 0.

Operation

[m]

¬ 00H

Affected flag(s)

PDF

¾¾¾¾¾¾

HT48R05A-1/HT48C05/HT48R06A-1/HT48C06

Rev. 1.10

June 9, 2004

HT48C06 Scheda tecnica(PDF) 21 Page - Holtek Semiconductor Inc

HT48C06 Scheda tecnica(HTML) 21 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

Scheda tecnica Scarica

Link URL